29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

RM0008<br />

USB on-the-go full-speed (OTG_FS)<br />

Bit 17 NAKSTS: NAK status<br />

Indicates the following:<br />

0: The core is transmitting non-NAK h<strong>and</strong>shakes based on the FIFO status.<br />

1: The core is transmitting NAK h<strong>and</strong>shakes on this endpoint.<br />

When either the application or the core sets this bit:<br />

The core stops receiving any data on an OUT endpoint, even if there is space in the<br />

RxFIFO to accommodate the incoming packet.<br />

Irrespective of this bit’s setting, the core always responds to SETUP data packets with an<br />

ACK h<strong>and</strong>shake.<br />

Bit 16 EONUM: Even/odd frame<br />

Applies to isochronous IN <strong>and</strong> OUT endpoints only.<br />

Indicates the frame number in which the core transmits/receives isochronous data for this<br />

endpoint. The application must program the even/odd frame number in which it intends to<br />

transmit/receive isochronous data for this endpoint using the SEVNFRM <strong>and</strong> SODDFRM<br />

fields in this register.<br />

0: Even frame<br />

1: Odd frame<br />

DPID: Endpoint data PID<br />

Applies to interrupt/bulk OUT endpoints only.<br />

Contains the PID of the packet to be received or transmitted on this endpoint. The application<br />

must program the PID of the first packet to be received or transmitted on this endpoint, after<br />

the endpoint is activated. The application uses the SD0PID register field to program either<br />

DATA0 or DATA1 PID.<br />

0: DATA0<br />

1: DATA1<br />

Bit 15 USBAEP: USB active endpoint<br />

Indicates whether this endpoint is active in the current configuration <strong>and</strong> interface. The core<br />

clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After receiving<br />

the SetConfiguration <strong>and</strong> SetInterface comm<strong>and</strong>s, the application must program endpoint<br />

registers accordingly <strong>and</strong> set this bit.<br />

Bits 14:11 Reserved<br />

Bits 10:0 MPSIZ: Maximum packet size<br />

The application must program this field with the maximum packet size for the current logical<br />

endpoint. This value is in bytes.<br />

Doc ID 13902 Rev 9 769/995

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!