29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

RM0008<br />

Analog-to-digital converter (ADC)<br />

Figure 32. Dual ADC block diagram (1)<br />

Regular data register<br />

(12 (16 bits) bits)<br />

Injected data registers<br />

(4 x 16 bits)<br />

Regular<br />

channels<br />

injected<br />

channels<br />

ADC2 (Slave)<br />

internal triggers<br />

Regular data register<br />

(16 bits) (2)<br />

Injected data registers<br />

(4 x 16 bits)<br />

Address/data bus<br />

ADCx_IN0<br />

ADCx_IN1<br />

ADCx_IN15<br />

GPIO<br />

Ports<br />

Temp. sensor<br />

V REFINT<br />

Regular<br />

channels<br />

Injected<br />

channels<br />

Dual mode<br />

control<br />

EXTI_11<br />

Start trigger mux<br />

(regular group)<br />

ADC1 (Master)<br />

EXTI_15<br />

Start trigger mux<br />

(injected group)<br />

1. External triggers are present on ADC2 but are not shown for the purposes of this diagram.<br />

2. In some dual ADC modes, the ADC1 data register (ADC1_DR) contains both ADC1 <strong>and</strong> ADC2 regular converted data over<br />

the entire 32 bits.<br />

Doc ID 13902 Rev 9 211/995

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!