29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

RM0008<br />

Flexible static memory controller (FSMC)<br />

Figure 167. ModeB write accesses<br />

Memory transaction<br />

A[25:0]<br />

NADV<br />

NEx<br />

NOE<br />

NWE<br />

1HCLK<br />

D[15:0]<br />

data driven by FSMC<br />

(ADDSET +1) (DATAST + 1)<br />

HCLK cycles HCLK cycles<br />

ai15110b<br />

The differences with mode1 are the toggling of NADV <strong>and</strong> the independent read <strong>and</strong> write<br />

timings when extended mode is set (Mode B).<br />

Table 98.<br />

Bit<br />

number<br />

FSMC_BCRx bit fields<br />

Bit name<br />

Value to set<br />

31-15 0x0000<br />

14 EXTMOD 0x1 for mode B, 0x0 for mode 2<br />

13-10 0x0<br />

9 WAITPOL Meaningful only if bit 15 is 1<br />

8 BURSTEN 0x0<br />

7 -<br />

6 FACCEN 0x1<br />

5-4 MWID As needed<br />

3-2 MTYP 10 (NOR Flash)<br />

1 MUXEN 0x0<br />

0 MBKEN 0x1<br />

Doc ID 13902 Rev 9 423/995

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!