29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

RM0008<br />

Flexible static memory controller (FSMC)<br />

Mode D - asynchronous access with extended address<br />

Figure 170. ModeD read accesses<br />

Memory transaction<br />

A[25:0]<br />

NADV<br />

NEx<br />

NOE<br />

NWE<br />

High<br />

D[15:0]<br />

data driven<br />

by memory<br />

(ADDSET +1) (DATAST + 1)<br />

HCLK cycles HCLK cycles<br />

(ADDHLD + 1)<br />

HCLK cycles<br />

2 HCLK<br />

cycles<br />

Data sampled Data strobe<br />

ai14726c<br />

ModeD write accessesThe differences with mode1 are the toggling of NADV, NOE that<br />

Memory transaction<br />

A[25:0]<br />

NADV<br />

NEx<br />

NOE<br />

NWE<br />

1HCLK<br />

D[15:0]<br />

data driven by FSMC<br />

(ADDSET +1) (DATAST + 1)<br />

HCLK cycles<br />

(ADDHLD + 1)<br />

HCLK cycles<br />

HCLK cycles<br />

ai14727c<br />

goes on toggling after NADV changes <strong>and</strong> the independent read <strong>and</strong> write timings.<br />

Doc ID 13902 Rev 9 427/995

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!