29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

RM0008<br />

Advanced-control timers (TIM1&TIM8)<br />

Figure 51.<br />

Advanced-control timer block diagram<br />

TIMx_ETR<br />

Internal Clock (CK_INT)<br />

CK_TIM18 from RCC<br />

ETRP<br />

ETR<br />

Polarity Selection & Edge<br />

Input Filter<br />

Detector & Prescaler<br />

ITR0<br />

ITR1<br />

ITR2<br />

ITR3<br />

ITR<br />

TRC<br />

ETRF<br />

Trigger<br />

Controller<br />

TGI<br />

Slave<br />

TRGI Mode<br />

Controller<br />

TRGO<br />

to other timers<br />

to DAC/ADC<br />

Reset, Enable, Up/Down, Count<br />

TI1F_ED<br />

TI1FP1<br />

TI2FP2<br />

Encoder<br />

Interface<br />

U<br />

AutoReload Register<br />

Stop, Clear or Up/Down<br />

REP Register<br />

Repetition<br />

counter<br />

UI<br />

U<br />

TIMx_CH1<br />

TIMx_CH2<br />

TIMx_CH3<br />

TIMx_CH4<br />

XOR<br />

TI1<br />

TI2<br />

TI3<br />

TI4<br />

Input Filter &<br />

Edge detector<br />

Input Filter &<br />

Edge detector<br />

Input Filter &<br />

Edge detector<br />

Input Filter &<br />

Edge detector<br />

TI1FP1<br />

TI1FP2<br />

TRC<br />

TI2FP1<br />

TI2FP2<br />

TRC<br />

TI3FP3<br />

TI3FP4<br />

TRC<br />

TI4FP3<br />

TI4FP4<br />

TRC<br />

CK_PSC<br />

IC1<br />

IC2<br />

IC3<br />

IC4<br />

PSC CK_CNT<br />

Prescaler<br />

CC1I<br />

U<br />

IC1PS<br />

Prescaler<br />

CC2I<br />

IC2PS U<br />

Prescaler<br />

CC3I<br />

U<br />

IC3PS<br />

Prescaler<br />

CC4I<br />

U<br />

IC4PS<br />

Prescaler<br />

+/- CNT<br />

COUNTER<br />

Capture/Compare 1 Register<br />

Capture/Compare 2 Register<br />

Capture/Compare 3 Register<br />

Capture/Compare 4 Register<br />

DTG registers<br />

CC1I<br />

OC1REF<br />

CC2I<br />

OC2REF<br />

CC3I<br />

OC3REF<br />

CC4I<br />

OC4REF<br />

DTG<br />

DTG<br />

DTG<br />

output OC1<br />

control TIMx_CH1N<br />

OC1N<br />

output OC2<br />

control TIMx_CH2N<br />

OC2N<br />

output OC3<br />

control TIMx_CH3N<br />

OC3N<br />

output<br />

control<br />

OC4<br />

TIMx_CH1<br />

TIMx_CH2<br />

TIMx_CH3<br />

TIMx_CH4<br />

ETRF<br />

TIMx_BKIN<br />

BRK<br />

Polarity Selection<br />

BI<br />

Clock failure event from clock controller<br />

CSS (Clock Security system<br />

Notes:<br />

Reg<br />

Preload registers transferred<br />

to active registers on U event<br />

according to control bit<br />

event<br />

interrupt & DMA output<br />

Doc ID 13902 Rev 9 255/995

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!