29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Flexible static memory controller (FSMC)<br />

RM0008<br />

Mode A - SRAM/PSRAM (CRAM) OE toggling<br />

Figure 163. ModeA read accesses<br />

Memory transaction<br />

A[25:0]<br />

NBL[1:0]<br />

NEx<br />

NOE<br />

NWE<br />

High<br />

D[15:0]<br />

data driven<br />

by memory<br />

(ADDSET +1) (DATAST + 1)<br />

HCLK cycles HCLK cycles<br />

Data sampled<br />

2 HCLK<br />

cycles<br />

Data strobe<br />

ai14722c<br />

Figure 164. ModeA write accesses<br />

Memory transaction<br />

A[25:0]<br />

NBL[1:0]<br />

NEx<br />

NOE<br />

NWE<br />

1HCLK<br />

D[15:0]<br />

data driven by FSMC<br />

(ADDSET +1) (DATAST + 1)<br />

HCLK cycles HCLK cycles<br />

ai14721c<br />

The differences compared with mode1 are the toggling of NOE <strong>and</strong> the independent read<br />

<strong>and</strong> write timings.<br />

420/995 Doc ID 13902 Rev 9

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!