29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

RM0008<br />

Power control (PWR)<br />

4.4.3 PWR register map<br />

Table 13.<br />

Offset<br />

The following table summarizes the PWR registers.<br />

PWR register map <strong>and</strong> reset values<br />

Register<br />

31<br />

30<br />

29<br />

28<br />

27<br />

26<br />

25<br />

24<br />

23<br />

22<br />

21<br />

20<br />

19<br />

18<br />

17<br />

16<br />

15<br />

14<br />

13<br />

12<br />

11<br />

10<br />

9<br />

8<br />

7<br />

6<br />

5<br />

4<br />

3<br />

2<br />

1<br />

0<br />

0x000<br />

0x004<br />

PWR_CR<br />

Reserved<br />

DBP<br />

PLS[2:0]<br />

PVDE<br />

CSBF<br />

CWUF<br />

PDDS<br />

LPDS<br />

Reset value 0 0 0 0 0 0 0 0 0<br />

PWR_CSR<br />

Reserved<br />

EWUP<br />

Reserved<br />

PVDO<br />

SBF<br />

WUF<br />

Reset value 0 0 0 0<br />

Refer to Table 1 on page 41 for the register boundary addresses.<br />

Doc ID 13902 Rev 9 65/995

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!