29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Secure digital input/output interface (SDIO)<br />

RM0008<br />

argument can vary according to the type of response: the software will distinguish the type<br />

of response according to the sent comm<strong>and</strong>. CE-ATA devices send only short responses.<br />

20.9.5 SDIO comm<strong>and</strong> response register (SDIO_RESPCMD)<br />

Address offset: 0x10<br />

Reset value: 0x0000 0000<br />

The SDIO_RESPCMD register contains the comm<strong>and</strong> index field of the last comm<strong>and</strong><br />

response received. If the comm<strong>and</strong> response transmission does not contain the comm<strong>and</strong><br />

index field (long or OCR response), the RESPCMD field is unknown, although it must<br />

contain 111111b (the value of the reserved field from the response).<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

RESPCMD<br />

Reserved<br />

r r r r r r<br />

Bits 31:6 Reserved, always read as 0.<br />

Bits 5:0 RESPCMD: Response comm<strong>and</strong> index<br />

Read-only bit field. Contains the comm<strong>and</strong> index of the last comm<strong>and</strong> response received.<br />

20.9.6 SDIO response 1..4 register (SDIO_RESPx)<br />

Address offset: (0x10 + (4 × x)); x = 1..4<br />

Reset value: 0x0000 0000<br />

The SDIO_RESP1/2/3/4 registers contain the status of a card, which is part of the received<br />

response.<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

CARDSTATUSx<br />

r r r r r r r r r r r r r r r r r r r r r r r r r r r r r r r r<br />

Bits 31:0 CARDSTATUSx: see Table 150.<br />

The Card Status size is 32 or 127 bits, depending on the response type.<br />

Table 150. Response type <strong>and</strong> SDIO_RESPx registers<br />

Register Short response Long response<br />

SDIO_RESP1 Card Status[31:0] Card Status [127:96]<br />

SDIO_RESP2 Unused Card Status [95:64]<br />

SDIO_RESP3 Unused Card Status [63:32]<br />

SDIO_RESP4 Unused Card Status [31:1]0b<br />

The most significant bit of the card status is received first. The SDIO_RESP3 register LSB is<br />

always 0b.<br />

500/995 Doc ID 13902 Rev 9

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!