13.07.2015 Views

Cortex-A8 R2P2.pdf - ARM Information Center

Cortex-A8 R2P2.pdf - ARM Information Center

Cortex-A8 R2P2.pdf - ARM Information Center

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

DebugTable 12-22 shows how the bit values correspond with the Breakpoint Value Registersfunctions.Table 12-22 Breakpoint Value Registers bit functionsBitsFieldDescription[31:0] - Breakpoint value. The reset value is 0.Note• Only BRP4 and BRP5 support context ID comparison.• BVR0[1:0], BVR1[1:0], BVR2[1:0], and BVR3[1:0] are Should-Be-Zero orPreserved on writes and Read-As-Zero on reads because these registers do notsupport context ID comparisons.• The context ID value for a BVR to match with is given by the contents of theCP15 Context ID Register. See Chapter 3 System Control Coprocessor forinformation on the Context ID Register.12.4.14 Breakpoint Control RegistersThe BCR is a read/write register that contains the necessary control bits for setting:• breakpoints• linked breakpoints.Figure 12-12 shows the bit arrangement of the BCRs.31 29 28 24 23 22 20 19 16 15 14 13 9 8 5 4 3 2 1 0ByteBreakpointM Linked BRP Reserved address S Baddress maskselectReservedReservedSecure state access controlReservedFigure 12-12 Breakpoint Control Registers format12-38 Copyright © 2006-2008 <strong>ARM</strong> Limited. All rights reserved. <strong>ARM</strong> DDI 0344E

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!