13.07.2015 Views

Cortex-A8 R2P2.pdf - ARM Information Center

Cortex-A8 R2P2.pdf - ARM Information Center

Cortex-A8 R2P2.pdf - ARM Information Center

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

DebugBits Field Function[31:3] - RAZ.Table 12-28 shows how the bit values correspond with the OS Lock Status Registerfunctions.Table 12-28 OS Lock Status Register bit functions[2] 32-bit access Indicates that a 32-bit access is required to write the key to the OS Lock AccessRegister. This bit always reads 0.[1] Lock bit Locked bit:0 = lock is not set1 = lock is set.Writes are ignored. On Present, this bit initializes to the value ofDBGOSLOCKINIT, that is, the OS lock is set if DBGOSLOCKINIT is HIGH.[0] Lock implemented bit Lock implemented bit. It indicates that the OS lock functionality is implemented. Thisbit always reads 1.12.4.19 Operating System Save and Restore RegisterThe OSSRR is a 32-bit read/write register that enables an operating system to save(prior to power-up) or restore (after power-down) those debug registers that reside onthe core power domain while the OS lock is set.Figure 12-16 shows the bit arrangement of the OSSRR.31 0OS save and restoreFigure 12-16 OS Save and Restore Register format12-48 Copyright © 2006-2008 <strong>ARM</strong> Limited. All rights reserved. <strong>ARM</strong> DDI 0344E

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!