12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Passive Serial <strong>Configuration</strong>Upon power-up, the Stratix II and Stratix II GX devices go through aPOR. The POR delay is dependent on the PORSEL pin setting. WhenPORSEL is driven low, the POR time is approximately 100 ms. If PORSELis driven high, the POR time is approximately 12 ms. During POR, thedevice will reset, hold nSTATUS low, and tri-state all user I/O pins. Oncethe device successfully exits POR, all user I/O pins continue to betri-stated. If nIO_pullup is driven low during power-up andconfiguration, the user I/O pins and dual-purpose I/O pins will haveweak pull-up resistors which are on (after POR) before and duringconfiguration. If nIO_pullup is driven high, the weak pull-up resistorsare disabled.fThe value of the weak pull-up resistors on the I/O pins that are on beforeand during configuration can be found in the DC & SwitchingCharacteristics chapter in volume 1 of the Stratix II Device <strong>Handbook</strong> andthe Stratix II GX Device <strong>Handbook</strong>.The configuration cycle consists of three stages: reset, configuration andinitialization. While nCONFIG or nSTATUS are low, the device is in reset.To initiate configuration in this scheme, the download cable generates alow-to-high transition on the nCONFIG pin.1 To begin configuration, power the V CCINT , V CCIO , and V CCPDvoltages (for the banks where the configuration and JTAG pinsreside) to the appropriate voltage levels.When nCONFIG goes high, the device comes out of reset and releases theopen-drain nSTATUS pin, which is then pulled high by an external 10-kΩpull-up resistor. Once nSTATUS is released the device is ready to receiveconfiguration data and the configuration stage begins. The programminghardware or download cable then <strong>pl</strong>aces the configuration data one bit ata time on the device’s DATA0 pin. The configuration data is clocked intothe target device until CONF_DONE goes high. The CONF_DONE pin musthave an external 10-kΩ pull-up resistor in order for the device to initialize.When using a download cable, setting the Auto-restart configurationafter error option does not affect the configuration cycle because youmust manually restart configuration in the Quartus II software when anerror occurs. Additionally, the Enable user-sup<strong>pl</strong>ied start-up clock(CLKUSR) option has no affect on the device initialization since thisoption is disabled in the SOF when programming the device using theQuartus II programmer and download cable. Therefore, if you turn onthe CLKUSR option, you do not need to provide a clock on CLKUSR whenyou are configuring the device with the Quartus II programmer and adownload cable. Figure 7–27 shows PS configuration for Stratix II orStratix II GX devices using a USB Blaster, MasterBlaster, ByteBlaster II, orByteBlasterMV cable.7–68 Altera CorporationStratix II Device <strong>Handbook</strong>, Volume 2 May 2007

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!