12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Configuring Stratix & Stratix GX DevicesStratix and Stratix GX devices have dedicated JTAG pins. You canperform JTAG testing on Stratix and Stratix GX devices before and after,but not during configuration. The chip-wide reset and output enable pinson Stratix and Stratix GX devices do not affect JTAG boundary-scan orprogramming operations. Toggling these pins does not affect JTAGoperations (other than the usual boundary-scan operation).When designing a board for JTAG configuration of Stratix and Stratix GXdevices, you should consider the regular configuration pins. Table 11–12shows how you should connect these pins during JTAG configuration.Table 11–12. Dedicated <strong>Configuration</strong> Pin Connections During JTAG <strong>Configuration</strong>SignalnCEnCEOMSELnCONFIGnSTATUSCONF_DONEDCLKDATA0DescriptionOn all Stratix and Stratix GX devices in the chain, nCE should be driven low by connecting it toground, pulling it low via a resistor, or driving it by some control circuitry. For devices that are alsoin multi-device PS, FPP or PPA configuration chains, the nCE pins should be connected to GNDduring JTAG configuration or JTAG configured in the same order as the configuration chain.On all Stratix and Stratix GX devices in the chain, nCEO can be left floating or connected to thenCE of the next device. See nCE pin description above.These pins must not be left floating. These pins support whichever non-JTAG configuration is usedin production. If only JTAG configuration is used, you should tie both pins to ground.nCONFIG must be driven high through the JTAG programming process. Driven high by connectingto V CC , pulling high via a resistor, or driven by some control circuitry.Pull to V CC via a 10-kΩ resistor. When configuring multi<strong>pl</strong>e devices in the same JTAG chain, eachnSTATUS pin should be pulled up to V CC individually. nSTATUS pulling low in the middle of JTAGconfiguration indicates that an error has occurred.Pull to V CC via a 10-kΩ resistor. When configuring multi<strong>pl</strong>e devices in the same JTAG chain, eachCONF_DONE pin should be pulled up to V CC individually. CONF_DONE going high at the end ofJTAG configuration indicates successful configuration.Should not be left floating. Drive low or high, whichever is more convenient on your board.Should not be left floating. Drive low or high, whichever is more convenient on your board.JTAG Programming & <strong>Configuration</strong> of Multi<strong>pl</strong>e DevicesWhen programming a JTAG device chain, one JTAG-compatible header,such as the ByteBlasterMV header, is connected to several devices. Thenumber of devices in the JTAG chain is limited only by the drive capacityof the download cable. However, when more than five devices areconnected in a JTAG chain, Altera recommends buffering the TCK, TDI,and TMS pins with an on-board buffer.Altera Corporation 11–39July 2005 Stratix Device <strong>Handbook</strong>, Volume 2

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!