12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

1. Altera <strong>Configuration</strong>DevicesCF52001-2.3IntroductionDuring device operation, Altera ® FPGAs store configuration data inSRAM cells. Because SRAM memory is volatile, the SRAM cells must beloaded with configuration data each time the device powers up. You canconfigure Stratix ® series, Cyclone ® series, APEX TM II, APEX 20K,Mercury TM , ACEX ® 1K, FLEX ® 10K, and FLEX 6000 devices using datastored in an Altera configuration device. Altera configuration devices areoffered in different densities and provide a variety of features.The Altera enhanced configuration devices (EPC16, EPC8, and EPC4)support a single-device configuration solution for high-density FPGAs,including Stratix series, Cyclone series, APEX II, APEX 20K, Mercury,ACEX 1K, and FLEX 10K devices. The enhanced configuration devicesare ISP-capable through its Joint Test Action Group (JTAG) interface.Enhanced configuration devices cannot be cascaded nor can the flashinterface pins be shared between multi<strong>pl</strong>e enhanced configurationdevices for im<strong>pl</strong>ementing a shared bus interface.The enhanced configuration devices are divided into two major blocks,the controller and the flash memory. Because of its large flash memorysize and decompression feature, enhanced configuration devices holdconfiguration data for one or multi<strong>pl</strong>e Altera FPGAs. In addition, unusedportions of the flash can be used as memory storage for a programmablelogic device (PLD) or processor (e.g., Nios ® processor). Afterconfiguration, access to the flash memory is through the external flashinterface of the enhanced configuration devices. Fast passive parallel(FPP) configuration, where configuration data is sent byte-wide on theDATA[7..0] pins every clock cycle, is also supported for fastconfiguration times. FPP configuration is supported in Stratix series, andAPEX II devices.fFor information on enhanced configuration devices, refer to Enhanced<strong>Configuration</strong> Devices (EPC4, EPC8 & EPC16) Data Sheet and Using AlteraEnhanced <strong>Configuration</strong> Device.The Altera serial configuration devices (EPCS4, EPCS1, EPCS16, andEPCS64) support a single-device configuration solution for Stratix IIFPGAs and the Cyclone series. Serial configuration devices offer a lowcost, low pin count configuration solution for Stratix II FPGAs and theCyclone series. The serial configuration devices cannot be cascaded.Unused portions of the flash can be accessed using the Nios processor.Altera Corporation 1–1April 2007

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!