12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

13. ConfiguringCyclone FPGAsC51013-1.7IntroductionYou can configure Cyclone ® FPGAs using one of several configurationschemes, including the active serial (AS) configuration scheme. Thisscheme is used with the low cost serial configuration devices. Passiveserial (PS) and Joint Test Action Group (JTAG)-based configurationschemes are also supported by Cyclone FPGAs. Additionally, CycloneFPGAs can receive a compressed configuration bit stream anddecompress this data in real-time, reducing storage requirements andconfiguration time.This chapter describes how to configure Cyclone devices using each ofthe three supported configuration schemes.fFor more information on setting device configuration options orgenerating configuration files, see the Software Settings chapter inVolume 2 of the <strong>Configuration</strong> <strong>Handbook</strong>.Device<strong>Configuration</strong>OverviewCyclone FPGAs use SRAM cells to store configuration data. Since SRAMmemory is volatile, configuration data must be downloaded to CycloneFPGAs each time the device powers up. You can download configurationdata to Cyclone FPGAs using the AS, PS, or JTAG interfaces (seeTable 13–1).Table 13–1. Cyclone FPGA <strong>Configuration</strong> Schemes<strong>Configuration</strong> SchemeActive serial (AS) configurationPassive serial (PS) configurationJTAG-based configurationDescription<strong>Configuration</strong> using:● Serial configuration devices (EPCS1, EPCS4, and EPCS16)<strong>Configuration</strong> using:● Enhanced configuration devices (EPC4, EPC8, and EPC16)● EPC2, EPC1 configuration devices● Intelligent host (microprocessor)● Download cable<strong>Configuration</strong> via JTAG pins using:● Download cable● Intelligent host (microprocessor)● Jam TM Standard Test and Programming Language (STAPL)● Ability to use SignalTap ® II Embedded Logic Analyzer.Altera Corporation 13–1January 2007

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!