12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Passive Serial <strong>Configuration</strong>Figure 8–12. PS <strong>Configuration</strong> Using a Microprocessor Timing Waveformt CFGt CF2ST1nCONFIGt CF2CKt STATUSnSTATUS (1)CONF_DONE (2)DCLKt CF2CDt CF2ST0t CLKt CH t CLt DH(3)t ST2CKHigh-ZDATAUser I/OBit 0 Bit 1 Bit 2 Bit 3 Bit nt DSU(3)User ModeINIT_DONEt CD2UMNotes to Figure 8–12:(1) Upon power-up, the Mercury, APEX 20K, ACEX 1K, or FLEX 10K device holds nSTATUS low for not more than 5µs after V CC reaches its minimum requirement.(2) Upon power-up, before and during configuration, CONF_DONE is low.(3) DATA0 and DCLK should not be left floating after configuration. It should be driven high or low, whichever is moreconvenient.Tables 8–7 through 8–10 defines the timing parameters for Mercury,APEX 20K (2.5 V), ACEX 1K, and FLEX 10K devices for PSconfiguration.Table 8–7. PS Timing Parameters for Mercury Devices (Part 1 of 2) Note (1)Symbol Parameter Min Max Unitst CF2CD nCONFIG low to CONF_DONE low 200 nst CF2ST0 nCONFIG low to nSTATUS low 200 nst CFG nCONFIG low pulse width 21 µst STATUS nSTATUS low pulse width 10 40 (2) µst CF2ST1 nCONFIG high to nSTATUS high 1 (2) µst CF2CK nCONFIG high to first rising edge on DCLK 45 µst ST2CK nSTATUS high to first rising edge on DCLK 1 µst DSU Data setup time before rising edge on DCLK 10 nst DH Data hold time after rising edge on DCLK 0 ns8–26 Altera Corporation<strong>Configuration</strong> <strong>Handbook</strong>, Volume 1 August 2005

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!