12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Configuring Stratix II & Stratix II GX DevicesJTAG-chain device programming is ideal when the system containsmulti<strong>pl</strong>e devices, or when testing your system using JTAG BST circuitry.Figure 7–36 shows multi-device JTAG configuration.Figure 7–36. JTAG <strong>Configuration</strong> of Multi<strong>pl</strong>e Devices Using a Download CableDownload Cable(1) VCC(1) VCC (1) VCC(1) VCC (1) VCC(1) VCC10-Pin Male Header10 kΩ10 kΩ(JTAG Mode)10 kΩStratix II Device 10 kΩ Stratix II Device 10 kΩ Stratix II Device 10 kΩTRST TRST TRSTVIO(3) TDITDOTDITDOTDITDO(1) VCCnSTATUSnSTATUSnSTATUSPin 110 kΩ(2) nCONFIG(2) nCONFIG(2) nCONFIGVCCCONF_DONE(1) VCCCONF_DONECONF_DONE10 kΩ(2) MSEL[3..0](2)(2)MSEL[3..0]MSEL0(2)(2)MSEL[3..0]MSEL0VCCnCE (4)nCE (4)VCC VCCnCE (4)TMS TCKTMS TCKTMS TCK1 kΩNotes to Figure 7–36:(1) The pull-up resistor should be connected to the same sup<strong>pl</strong>y voltage as the USB Blaster, MasterBlaster (V IO pin),ByteBlaster II or ByteBlasterMV cable.(2) The nCONFIG, MSEL[3..0] pins should be connected to support a non-JTAG configuration scheme. If only JTAGconfiguration is used, connect nCONFIG to V CC , and MSEL[3..0] to ground. Pull DCLK either high or low,whichever is convenient on your board.(3) Pin 6 of the header is a V IO reference voltage for the MasterBlaster output driver. V IO should match the device’sV CCIO . Refer to the MasterBlaster Serial/USB Communications Cable Data Sheet for this value. In the ByteBlasterMVcable, this pin is a no connect. In the USB Blaster and ByteBlaster II cables, this pin is connected to nCE when it isused for active serial programming, otherwise it is a no connect.(4) nCE must be connected to GND or driven low for successful JTAG configuration.The nCE pin must be connected to GND or driven low during JTAGconfiguration. In multi-device FPP, AS, PS, and PPA configuration chains,the first device’s nCE pin is connected to GND while its nCEO pin isconnected to nCE of the next device in the chain. The last device’s nCEinput comes from the previous device, while its nCEO pin is left floating.In addition, the CONF_DONE and nSTATUS signals are all shared inmulti-device FPP, AS, PS, or PPA configuration chains so the devices canenter user mode at the same time after configuration is com<strong>pl</strong>ete. Whenthe CONF_DONE and nSTATUS signals are shared among all the devices,every device must be configured when JTAG configuration is performed.If you only use JTAG configuration, Altera recommends that you connectthe circuitry as shown in Figure 7–36, where each of the CONF_DONE andnSTATUS signals are isolated, so that each device can enter user modeindividually.Altera Corporation 7–89May 2007 Stratix II Device <strong>Handbook</strong>, Volume 2

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!