12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Device <strong>Configuration</strong>The EPC2 device allows the user to initiate configuration of the FPGA viaan additional pin, nINIT_CONF. The nINIT_CONF pin of the EPC2device can be connected to the nCONFIG of the FPGA(s), which allows theINIT_CONF JTAG instruction to initiate FPGA configuration. TheINIT_CONF JTAG instruction causes the EPC2 device to drivenINIT_CONF low, which in turn pulls nCONFIG low. Pulling nCONFIGlow on the FPGA will reset the device. When the JTAG state machine exitsthis state, nINIT_CONF is released and pulled high by an internal 1-kΩresistor, which in turn pulls nCONFIG high to initiate configuration. If itsfunctionality is not used, the nINIT_CONF pin does not need to beconnected and nCONFIG of the FPGA must be pulled to V CC eitherdirectly or through a resistor.The EPC2 device’s OE and nCS pins have internal programmable pull-upresistors. If internal pull-up resistors are used, external pull-up resistorsshould not be used on these pins. The internal pull-up resistors are usedby default in the Quartus II software. To turn off the internal pull-upresistors, check the Disable nCS and OE pull-ups on configurationdevice option when generating programming files.The configuration device’s OE and nCS pins control the tri-state buffer onits DATA output pin, and enable the address counter and oscillator. WhenOE is driven low, the configuration device resets the address counter andtri-states its DATA pin. The nCS pin controls the DATA output of theconfiguration device. If nCS is held high after the OE reset pulse, thecounter is disabled and the DATA output pin is tri-stated. If nCS is drivenlow after the OE reset pulse, the counter and DATA output pin areenabled. When OE is driven low again, the address counter is reset andthe DATA output pin is tri-stated, regardless of the state of nCS.If the FPGA’s configuration data exceeds the capacity of a single EPC2 orEPC1 configuration device, multi<strong>pl</strong>e EPC2 or EPC1 devices can becascaded together. If multi<strong>pl</strong>e EPC2 or EPC1 devices are required, thenCASC and nCS pins provide handshaking between the configurationdevices.1 EPC1441 and EPC1064/V devices cannot be cascaded.5–8 Altera Corporation<strong>Configuration</strong> <strong>Handbook</strong>, Volume 2 April 2007

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!