12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>Configuration</strong> SchemesASDI and nCS signals. Also, the buffer should only drive the slaveCyclone devices, so that the timing between the master Cyclone deviceand serial configuration device is unaffected.This setup can support both compressed and uncompressed SOFs.Therefore, if the configuration bit stream size exceeds the capacity of aserial configuration device, you can enable the compression feature onthe SOF used or you can select a larger serial configuration device.Estimating Active Serial <strong>Configuration</strong> TimeActive serial configuration time is dominated by the time it takes totransfer data from the serial configuration device to the Cyclone FPGA.This serial interface is clocked by the Cyclone DCLK output (generatedfrom an internal oscillator). As listed in Table 13–4, the DCLK minimumfrequency is 14 MHz (71 ns). Therefore, the maximum configuration timeestimate for an EP1C3 device (0.628 MBits of uncompressed data) is:(0.628 MBits × 71 ns) = 47 ms.The typical configuration time is 33 ms.Enabling compression reduces the amount of configuration data that istransmitted to the Cyclone device, reducing configuration time. Onaverage, compression reduces configuration time by 50%.Programming Serial <strong>Configuration</strong> DevicesSerial configuration devices are non-volatile, flash-memory-baseddevices. You can program these devices in-system using theByteBlaster TM II download cable. Alternatively, you can program themusing the Altera Programming Unit (APU) or supported third-partyprogrammers.You can perform in-system programming of serial configuration devicesvia the AS programming interface. During in-system programming, thedownload cable disables FPGA access to the AS interface by driving thenCE pin high. Cyclone FPGAs are also held in reset by a low level onnCONFIG. After programming is com<strong>pl</strong>ete, the download cable releasesnCE and nCONFIG, allowing the pull-down and pull-up resistor to driveGND and VCC, respectively. Figure 13–9 shows the download cableconnections to the serial configuration device.fFor more information on the ByteBlaster II cable, see the ByteBlaster IIDownload Cable Data Sheet.13–16 Altera CorporationCyclone Device <strong>Handbook</strong>, Volume 1 January 2007

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!