12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

11. Configuring Stratix &Stratix GX DevicesS52013-3.2IntroductionYou can configure Stratix ® and Stratix GX devices using one of severalconfiguration schemes. All configuration schemes use either amicroprocessor, configuration device, or a download cable. SeeTable 11–1.Table 11–1. Stratix & Stratix GX Device <strong>Configuration</strong> Schemes<strong>Configuration</strong> SchemeFast passive parallel (FPP)Passive serial (PS)Passive parallelasynchronous (PPA)Remote/local update FPPRemote/local update PSRemote/local update PPAJoint Test Action Group(JTAG)Typical Use<strong>Configuration</strong> with a parallel synchronous configuration device or microprocessorinterface where eight bits of configuration data are loaded on every clock cycle.<strong>Configuration</strong> with a serial synchronous microprocessor interface or theMasterBlaster TM communications cable, USB Blaster, ByteBlaster TM II, orByteBlasterMV parallel port download cable.<strong>Configuration</strong> with a parallel asynchronous microprocessor interface. In thisscheme, the microprocessor treats the target device as memory.<strong>Configuration</strong> using a Nios TM (16-bit ISA) and Nios ® II (32-bit ISA) or otherembedded processor. Allows you to update the Stratix or Stratix GX deviceconfiguration remotely using the FPP scheme to load data.Passive serial synchronous configuration using a Nios or other embeddedprocessor. Allows you to update the Stratix or Stratix GX device configurationremotely using the PS scheme to load data.Passive parallel asynchronous configuration using a Nios or other embeddedprocessor. In this scheme, the Nios microprocessor treats the target device asmemory. Allows you to update the Stratix or Stratix GX device configurationremotely using the PPA scheme to load data.<strong>Configuration</strong> through the IEEE Std. 1149.1 JTAG pins. You can perform JTAGconfiguration with either a download cable or an embedded device. Ability to useSignalTap ® II Embedded Logic Analyzer.This chapter discusses how to configure one or more Stratix or Stratix GXdevices. It should be used together with the following documents:■■■■■■MasterBlaster Serial/USB Communications Cable Data SheetUSB Blaster USB Port Download Cable Development Tools Data SheetByteBlaster II Parallel Port Download Cable Data SheetByteBlasterMV Parallel Port Download Cable Data Sheets<strong>Configuration</strong> Devices for SRAM-Based LUT Devices Data SheetEnhanced <strong>Configuration</strong> Devices (EPC4, EPC8, & EPC16) Data SheetAltera Corporation 11–1July 2005

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!