12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Configuring APEX II DevicesFigure 6–23. APEX II FPP <strong>Configuration</strong> Using a Microprocessor Timing Waveformt CFGt CF2ST1nCONFIGt CF2CKt STATUS(1) nSTATUS(2) CONF_DONEDCLKt CF2CDt CF2ST0t CLKt CH t CLt DH(3)t ST2CKHigh-ZDATA(3)Byte 0 Byte 1 Byte 2 Byte 3 Byte nUser Modet DSUUser I/OUser ModeINIT_DONEt CD2UMNotes to Figure 6–23:(1) Upon power-up, the APEX II device holds nSTATUS low for not more than 5 µs after V CC reaches its minimumrequirement.(2) Upon power-up, before and during configuration, CONF_DONE is low.(3) DATA0 and DCLK should not be left floating after configuration. It should be driven high or low, whichever is moreconvenient. DATA[7..1] are available as user I/O pins after configuration and the state of theses pins depends onthe design programmed into the device.Table 6–5 defines the timing parameters for APEX II devices for FPPconfiguration.Table 6–5. FPP Timing Parameters for APEX II Devices (Part 1 of 2) Note (1)Symbol Parameter Min Max Unitst CF2CD nCONFIG low to CONF_DONE low 200 nst CF2ST0 nCONFIG low to nSTATUS low 200 nst CFG nCONFIG low pulse width 8 µst STATUS nSTATUS low pulse width 10 40 (2) µst CF2ST1 nCONFIG high to nSTATUS high 1 (2) µst CF2CK nCONFIG high to first rising edge on DCLK 40 µst ST2CK nSTATUS high to first rising edge on DCLK 1 µst DSU Data setup time before rising edge on DCLK 10 nst DH Data hold time after rising edge on DCLK 0 nsAltera Corporation 6–45August 2005 <strong>Configuration</strong> <strong>Handbook</strong>, Volume 1

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!