Configuration Handbook - Kamami.pl

Timing InformationTable 5–9. Timing Parameters when Using EPC1 & EPC1441 Devices at 3.3 V (Part 2 of 2)Symbol Parameter Min Typ Max Unitst NRCAS OE low (reset) to nCASC delay 30 nsNote to Table 5–9:(1) During initial power-up, a POR delay occurs to permit voltage levels to stabilize. Subsequent reconfigurations donot incur this delay.Table 5–10 defines the timing parameters when using EPC2, EPC1, andEPC1441 devices at 5.0 V.Table 5–10. Timing Parameters when Using EPC2, EPC1 & EPC1441 Devices at 5.0 VSymbol Parameter Min Typ Max Unitst POR POR delay (1) 200 mst OEZX OE high to DATA output enabled 50 nst CE OE high to first rising edge on DCLK 200 nst DSU Data setup time before rising edge on DCLK 30 nst DH Data hold time after rising edge on DCLK 0 nst CO DCLK to DATA out 20 nst CDOE DCLK to DATA enable/disable 20 nsf CLK DCLK frequency 6.7 10 16.7 MHzt MCH DCLK high time for the first device in the configurationchain30 50 75 nst MCLDCLK low time for the first device in the configurationchain30 50 75 nst SCH DCLK high time for subsequent devices 30 nst SCL DCLK low time for subsequent devices 30 nst CASC DCLK rising edge to nCASC 20 nst CCA nCS to nCASC cascade delay 10 nst OEW OE low pulse width (reset) to guarantee counter reset 100 nst OEC OE low (reset) to DCLK disable delay 20 nst NRCAS OE low (reset) to nCASC delay 25 nsNote to Table 5–10:(1) During initial power-up, a POR delay occurs to permit voltage levels to stabilize. Subsequent reconfigurations donot incur this delay.5–22 Altera CorporationConfiguration Handbook, Volume 2 April 2007