12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

JTAG <strong>Configuration</strong>Figure 11–29. JTAG <strong>Configuration</strong> of a Single Device Using a Download CableV CC (1)V CC (1)V CC (1) 10 kΩ10 kΩGND N.C.nCE (4)nCE0Stratix III DeviceTCKTDO10 kΩV CC (1)10 kΩ(2)(2)(2)nSTATUSCONF_DONEnCONFIGMSEL[2..0]DCLKTMSTDITRSTV CCDownload Cable10-Pin Male Header(JTAG Mode)(Top View)Pin 1V CCGNDV IO (3)1 kΩGNDGNDNotes to Figure 11–29:(1) You should connect the pull-up resistor to the same sup<strong>pl</strong>y voltage as the USB Blaster, MasterBlaster (V IO pin),ByteBlaster II, or ByteBlasterMV cable. The voltage sup<strong>pl</strong>y can be connected to the V CCPD of the device.(2) You should connect the nCONFIG and MSEL[2..0] pins to support a non-JTAG configuration scheme. If you onlyuse the JTAG configuration, connect nCONFIG to V CC , and MSEL[2..0] to ground. Pull DCLK either high or low,whichever is convenient on your board.(3) Pin 6 of the header is a V IO reference voltage for the MasterBlaster output driver. V IO should match the device'sV CCIO . Refer to the MasterBlaster Serial/USB Communications Cable Data Sheet for this value. In the ByteBlasterMVcable, this pin is a no connect. In the USB Blaster and ByteBlaster II cables, this pin is connected to nCE when it isused for active serial programming, otherwise it is a no connect.(4) You must connect nCE to GND or driven low for successful JTAG configuration.To configure a single device in a JTAG chain, the programming software<strong>pl</strong>aces all other devices in bypass mode. In bypass mode, devices passprogramming data from the TDI pin to the TDO pin through a singlebypass register without being affected internally. This scheme enables theprogramming software to program or verify the target device.<strong>Configuration</strong> data driven into the device appears on the TDO pin oneclock cycle later.The Quartus II software verifies successful JTAG configuration uponcom<strong>pl</strong>etion. At the end of configuration, the software checks the state ofCONF_DONE through the JTAG port. When Quartus II generates a JAMfile (.jam) for a multi-device chain, it contains instructions so that all thedevices in the chain will be initialized at the same time. If CONF_DONE isnot high, the Quartus II software indicates that configuration has failed.11–68 Altera CorporationStratix III Device <strong>Handbook</strong>, Volume 1 May 2007

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!