12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Enhanced <strong>Configuration</strong> Devices (EPC4, EPC8 & EPC16) Data SheetTable 2–7. External Flash Interface Pins (Part 1 of 3)Pin Name Pin Type DescriptionA[20..0] Input These pins are the address input to the flash memory for read and writeoperations. The addresses are internally latched during a write cycle.When the external flash interface is not used, leave these pins floating(with the few exceptions noted below). These flash address, data, andcontrol pins are internally connected to the configuration controller.In the 100-pin PQFP package, four address pins (A0, A1, A15, A16) arenot internally connected to the controller. These loop-back connectionsmust be made on the board between the C-A[] and F-A[] pins evenwhen not using the external flash interface. All other address pins areconnected internal to the package.All address pins are connected internally in the 88-pin Ultra FineLine BGApackage.Pin A20 in EPC16 devices, pins A20 and A19 in EPC8 devices, and pinsA20, A19, and A18 in EPC4 devices are no-connects. These pins shouldbe left floating on the board.DQ[15..0] Bidirectional This is the flash data bus interface between the flash memory and thecontroller. The controller or an external source drives DQ[15..0] duringthe flash command and the data write bus cycles. During the data readcycle, the flash memory drives the DQ[15..0] to the controller or externaldevice.Leave these pins floating on the board when the external flash interface isnot used.CE# Input Active low flash input pin that activates the flash memory when asserted.When it is high, it deselects the device and reduces power consumption tostandby levels. This flash input pin is internally connected to the controller.Leave this pin floating on the board when the external flash interface is notused.RP# (1) Input Active low flash input pin that resets the flash when asserted. When high,it enables normal operation. When low, it inhibits write operation to theflash memory, which provides data protection during power transitions.This flash input is not internally connected to the controller. Hence, anexternal loop-back connection between C-RP# and F-RP# must be madeon the board even when you are not using the external flash interface.When using the external flash interface, connect the external device to theRP# pin with the loop back. Tri-state RP# at all times when the flash is notin use.Altera Corporation 2–23May 2007 <strong>Configuration</strong> <strong>Handbook</strong>, Volume 2

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!