12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Device <strong>Configuration</strong> PinsfFor more information on JTAG and Jam STAPL in embeddedenvironments, refer to AN 122: Using Jam STAPL for ISP & ICR via anEmbedded Processor. To download the jam <strong>pl</strong>ayer, visit the Altera web site:www.altera.com/support/software/download/programming/jam/jam-index.jspConfiguring APEX II FPGAs with JRunnerJRunner is a software driver that allows you to configure Altera FPGAs,including APEX II FPGAs, through the ByteBlaster II or ByteBlasterMVcables in JTAG mode. The programming input file supported is in RBFformat. JRunner also requires a Chain Description File (.cdf) generated bythe Quartus II software. JRunner is targeted for embedded JTAGconfiguration. The source code has been developed for the Windows NToperating system (OS). You can customize the code to make it run onother <strong>pl</strong>atforms.fFor more information on the JRunner software driver, refer to theJRunner Software Driver: An Embedded Solution to the JTAG <strong>Configuration</strong>White Paper and the source files.Device<strong>Configuration</strong>PinsThe following tables describe the connections and functionality of all theconfiguration related pins on the APEX II device. Table 6–9 describes thededicated configuration pins, which are required to be connectedproperly on your board for successful configuration. Some of these pinsmay not be required for your configuration schemes.Table 6–9. Dedicated <strong>Configuration</strong> Pins on the APEX II Device (Part 1 of 5)Pin NameMSEL0MSEL1UserMode<strong>Configuration</strong>SchemePin TypeDescriptionN/A All Input Two-bit configuration input that sets the APEX II deviceconfiguration scheme. See Table 6–3 for the appropriateconnections. These pins must remain at a valid stateduring power-up, before nCONFIG is pulled low to initiatea reconfiguration and during configuration.VCCSEL N/A All Input Dedicated input that ensures the configuration relatedI/O banks have powered up to the appropriate 1.8-V or2.5-V/3.3-V voltage levels before starting configuration.A logic high (1.5 V, 1.8 V, 2.5 V, 3.3 V) means 1.8 V, anda logic low means 2.5-V/3.3 V.6–62 Altera Corporation<strong>Configuration</strong> <strong>Handbook</strong>, Volume 1 August 2005

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!