12.07.2015 Views

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

Configuration Handbook - Kamami.pl

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

ConclusionTable 13–13 describes the dedicated JTAG pins. JTAG pins must be keptstable before and during configuration to prevent accidental loading ofJTAG instructions. The TCK pin has a weak internal pull-down resistorand the TDI and TMS JTAG input pins have weak internal pull-upresistors.Table 13–13. Dedicated JTAG PinsPin Name User Mode Pin Type DescriptionTDI N/A Input Serial input pin for instructions as well as test and programmingdata. Data is shifted in on the rising edge of TCK.If the JTAG interface is not required on the board, the JTAGcircuitry can be disabled by connecting this pin to V CC .The input buffer on this pin supports hysteresis using Schmitttrigger circuitry.TDO N/A Output Serial data output pin for instructions as well as test andprogramming data. Data is shifted out on the falling edge ofTCK. The pin is tri-stated if data is not being shifted out of thedevice.If the JTAG interface is not required on the board, the JTAGcircuitry can be disabled by leaving this pin unconnected.TMS N/A Input Input pin that provides the control signal to determine thetransitions of the TAP controller state machine. Transitionswithin the state machine occur on the rising edge of TCK.Therefore, TMS must be set up before the rising edge of TCK.TMS is evaluated on the rising edge of TCK.If the JTAG interface is not required on the board, the JTAGcircuitry can be disabled by connecting this pin to V CC .The input buffer on this pin supports hysteresis using Schmitttrigger circuitry.TCK N/A Input The clock input to the BST circuitry. Some operations occur atthe rising edge, while others occur at the falling edge.If the JTAG interface is not required on the board, the JTAGcircuitry can be disabled by connecting this pin to GND.The input buffer on this pin supports hysteresis using Schmitttrigger circuitry.ConclusionCyclone II devices can be configured in AS, PS or JTAG configurationschemes to fit your system's need. The AS configuration schemesupported by Cyclone II devices can now operate at a higher DCLK13–70 Altera CorporationCyclone II Device <strong>Handbook</strong>, Volume 1 February 2007

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!