13.07.2015 Views

ARM Cortex-A15 MPCore Processor Technical Reference Manual

ARM Cortex-A15 MPCore Processor Technical Reference Manual

ARM Cortex-A15 MPCore Processor Technical Reference Manual

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

System ControlThere are two formats for this register. The current translation table format determines whichformat of the register is used. This section describes:• IFSR format when using the Short-descriptor translation table format.• IFSR format when using the Long-descriptor translation table format on page 4-80.IFSR format when using the Short-descriptor translation table formatFigure 4-33 shows the IFSR bit assignments when using the Short-descriptor translation tableformat.31 13 12 11 10 9 8 4 3 0Reserved 0ReservedFS[3:0]FS[4]ReservedExTFigure 4-33 IFSR bit assignments for Short-descriptor translation table formatTable 4-63 shows the IFSR bit assignments when using the Short-descriptor translation tableformat.Table 4-63 IFSR bit assignments for Short-descriptor translation table formatBits Name Function[31:13] - Reserved, UNK/SBZP.[12] ExT External abort type. This field indicates whether an AXI Decode or Slave error caused an abort:0 External abort marked as DECERR.1 External abort marked as SLVERR.For aborts other than external aborts this bit always returns 0.[11] - Reserved, UNK/SBZP.[10] FS[4] Part of the Fault Status field. See bits[3:0] in this table.<strong>ARM</strong> DDI 0438I Copyright © 2011-2013 <strong>ARM</strong>. All rights reserved. 4-79ID062913Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!