ARM Cortex-A15 MPCore Processor Technical Reference Manual

Generic Interrupt Controller8.3.7 Virtual CPU interface register summaryThe virtual CPU interface forwards virtual interrupts to a connected Cortex-A15 MPCoreprocessor, subject to the normal GIC handling and prioritization rules. The virtual interfacecontrol registers control virtual CPU interface operation, and in particular, the virtual CPUinterface uses the contents of the List registers to determine when to signal virtual interrupts.When a processor accesses the virtual CPU interface, the List registers are updated. For moreinformation on virtual CPU interface, see the ARM Generic Interrupt Controller ArchitectureSpecification.Table 8-14 shows the register map for the virtual CPU interface. The offsets in this table arerelative to the virtual CPU interface block base address as shown in Table 8-1 on page 8-4.All the registers in Table 8-14 are word-accessible. Registers not described in this table areRAZ/WI.Offset Name Type Reset DescriptionTable 8-14 Virtual CPU interface register summary0x0000 GICV_CTLR RW 0x00000000 VM Control Register, see ARM Generic Interrupt Controller ArchitectureSpecification0x0004 GICV_PMR RW 0x00000000 VM Priority Mask Register, see ARM Generic Interrupt ControllerArchitecture Specification0x0008 GICV_BPR RW 0x00000002 VM Binary Point Register, see ARM Generic Interrupt Controller ArchitectureSpecification0x000C GICV_IAR RO 0x000003FF VM Interrupt Acknowledge Register, see ARM Generic Interrupt ControllerArchitecture Specification0x0010 GICV_EOIR WO - VM End Of Interrupt Register, see ARM Generic Interrupt ControllerArchitecture Specification0x0014 GICV_RPR RO 0x000000FF VM Running Priority Register, see ARM Generic Interrupt ControllerArchitecture Specification0x0018 GICV_HPPIR RO 0x000003FF VM Highest Priority Pending Interrupt Register, see ARM Generic InterruptController Architecture Specification0x001C GICV_ABPR RW 0x00000003 VM Aliased Binary Point Register, see ARM Generic Interrupt ControllerArchitecture Specification0x0020 GICV_AIAR RO 0x000003FF VM Aliased Interrupt Acknowledge Register, see ARM Generic InterruptController Architecture Specification0x0024 GICV_AEOIR WO - VM Aliased End of Interrupt Register, see ARM Generic Interrupt ControllerArchitecture Specification0x0028 GICV_AHPPIR RO 0x000003FF VM Aliased Highest Priority Pending Interrupt Register, see ARM GenericInterrupt Controller Architecture Specification0x00D0 GICV_APR0 RW 0x00000000 VM Active Priority Register on page 8-210x00FC GICV_IIDR RO 0x0002043B VM CPU Interface Identification Register on page 8-210x1000 GICV_DIR WO - VM Deactivate Interrupt Register, see ARM Generic Interrupt ControllerArchitecture SpecificationARM DDI 0438I Copyright © 2011-2013 ARM. All rights reserved. 8-20ID062913Non-Confidential