13.07.2015 Views

ARM Cortex-A15 MPCore Processor Technical Reference Manual

ARM Cortex-A15 MPCore Processor Technical Reference Manual

ARM Cortex-A15 MPCore Processor Technical Reference Manual

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Debug31 4 3 2 1 0ReservedCore debug reset statusDebug extend core reset requestDebug powerdown overrideDebug clock stop controlTable 10-5 shows the DBGEACR bit assignments.Figure 10-5 DBGEACR bit assignmentsTable 10-5 DBGEACR bit assignmentsBits Name Function[31:4] - Reserved, RAZ/WI.[3] Core debug reset status Read-only status bit that reflects the current reset state of the debug logic in theprocessor power domain:0 Debug logic in processor power domain is not in reset state.1 Debug logic in processor power domain is currently in reset state.[2] Debug extend core reset request Debug core reset request extend bit. If debug is enabled and this bit is:0 DBGRSTREQ is asserted for 16 cycles when 1'b1 is written to bit[1]of the Device Powerdown and Reset Control Register. See DevicePowerdown and Reset Control Register on page 10-24. This is thereset value.1 DBGRSTREQ is asserted for 64 cycles when 1'b1 is written to bit[1]of the Device Powerdown and Reset Control Register.[1] Debug powerdown override Debug powerdown control bit. If debug is enabled and this bit is:0 Error response is generated for APB accesses to the core domaindebug registerswhen the core is powered down or OS Double Lock isset. This is the reset value.1 APB accesses to the core domain debug registers proceed normallywhen the core is powered down or OS Double Lock is set.[0] Debug clock stop control Debug clock control bit. If debug is enabled and this bit is:0 Does not prevent the clock generator from stopping the processorclock. This is the reset value.1 Prevents the clock generator from stopping the processor clock.10.4.5 Breakpoint Value RegistersThe DBGBVR characteristics are:PurposeHolds a value for use in breakpoint matching, either the virtual address ofan instruction or a Context ID. See the <strong>ARM</strong> ® Architecture <strong>Reference</strong><strong>Manual</strong> <strong>ARM</strong>v7-A and <strong>ARM</strong>v7-R edition for more information about theaddress used.Usage constraints Used in conjunction with a DBGBCR, see Breakpoint Control Registerson page 10-15. Each DBGBVR is associated with a DBGBCR to form abreakpoint. DBGBVRn is associated with DBGBCRn to form breakpointn.<strong>ARM</strong> DDI 0438I Copyright © 2011-2013 <strong>ARM</strong>. All rights reserved. 10-14ID062913Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!