U. Glaeser

18. R. Joy and K. Kennedy. President’s Information Technology Advisory Committee (PITAC) — Interim
Report to the President.
National Coordination Office for Computing, Information and Communication,
4201 Wilson Blvd, Suite 690, Arlington, VA 22230, August 10, 1998.
19. V. Krishnan and J. Torellas, “A Chip Multiprocessor Architecture with Speculative Multithreading,”
IEEE Transactions on Computers, September 1999.
20. L. Lamport, “How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs,”
IEEE Transactions on Computers, vol. C-28, pp. 690–691, September 1979.
21. O. C. Maquelin, H. H. J. Hum, and G. R. Gao. “Costs and Benefits of Multithreading with Off-the-
Shelf RISC Processors,” Proceedings of 1st International EURO-PAR Conference, 1995.
22. P. Marcuello, A. Gonzalez, and J. Tubella, “Speculative Multithreaded Processors,” Proceedings of
International Conference on Supercomputing, 1998.
23. R. Nair and M. E. Hopkins, “Exploiting Instruction Level Parallelism in Processors by Caching
Scheduled Groups,” Proceedings of the 24th Annual International Symposium on Computer Architecture,
pp. 13–25, 1997.
24. N. Nishi et al., “A 1-GIPS 1-W Single-Chip Tightly Coupled Four-Way Multiprocessor with Architecture
Support for Multiple Control-Flow Execution,” Proceedings of the 47th International Solid-
States Circuits Conference, pp. 418–475, 2000.
25. D. Padua, “Polaris: An Optimizing Compiler for Parallel Workstations and Scalable Multiprocessors,”
Technical Report 1475, University of Illinois at Urbana-Champaign, Center for Supercomputing
Research & Development, January 1996.
26. C. Polychronopoulos, M. B. Girkar, M. R. Haghighat, C. L. Lee, B. P. Leung, D. A. Schouten, “The
Structure of Parafrase-2: An Advanced Parallelizing Compiler for C and Fortran,” Languages and
Compilers for Parallel Computing, MIT Press, Cambridge, MA, 1990.
27. N. Ranganathan and M. Franklin, “An Empirical Study of Decentralized ILP Execution Models,”
Proceedings of 8th International Conference on Architectural Support for Programming Languages and
Operating Systems (ASPLOS-VIII), pp. 272–281, 1998.
28. E. Rotenberg, Q. Jacobson, Y. Sazeides, and J. E. Smith, “Trace Processors,” Proceedings of the 30th
International Symposium on Microarchitecture, pp. 138–148, 1997.
29. B. J. Smith, “The Architecture of HEP,” Parallel MIMD Computation: HEP Supercomputer and Its
Applications, pp. 41–55, MIT Press, Cambridge, MA.
30. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar, “Multiscalar Processors,” Proceedings of the 22nd
Annual International Symposium on Computer Architecture, pp. 414–425, 1995.
31. J. G. Steffan and T. C. Mowry, “The Potential for Using Thread-Level Data Speculation to Facilitate
Automatic Parallelization,” Proceedings of 4th International Symposium on High Performance Computer
Architecture, 1998.
32. K. K. Sundararaman and M. Franklin, “Multiscalar Execution along a Single Flow of Control,”
Proceedings of International Conference on Parallel Processing (ICPP), pp. 106–113, 1997.
33. M. Thistle and B. J. Smith, “A Processor Architecture for Horizon,” Proceedings of Supercomputing
’88, pp. 35–41, 1988.
34. M. Tremblay et al, “The MAJC Architecture: A Synthesis of Parallelism and Scalability,” IEEE MICRO,
pp. 12–25, November/December 2000.
35. J-Y. Tsai and P-C. Yew, “The Superthreaded Architecture: Thread Pipelining with Run-Time Data
Dependence Checking and Control Speculation,” Proceedings of the 1996 Conference on Parallel
Architectures and Compilation Techniques (PACT ’96), pp. 35–46, 1996.
36. S. Vajapeyam and T. Mitra, “Improving Superscalar Instruction Dispatch and Issue by Exploiting
Dynamic Code Sequences,” Proceedings of the 24th Annual International Symposium on Computer
Architecture, pp. 1–12, 1997.
37. U. Vishkin, S. Dascal, E. Berkovich, and J. Nuzman, “Explicit Multi-threaded (XMT) Bridging Models
for Instruction Parallelism,” Proceedings of the 10th ACM Symposium on Parallel Algorithms and
Architectures (SPAA), pp. 140–151, 1998.
© 2002 by CRC Press LLC