U. Glaeser

due to adaptive body bias worsens with scaling and is more pronounced under aggressive V t scaling. So,
for effective use of adaptive body bias one has to consider the maximum within-die V t variation increase
that can be tolerated. It should also be noted that adaptive body bias will become less effective with
technology scaling due to increasing transistor threshold voltage variation and degrading body effect.
Acknowledgments
The authors thank our colleagues K. Soumyanath, Kevin Zhang, Ian Young, and several others for
providing insight into topics discussed in this paper. Bill Holt, Ricardo Suarez, Fred Pollack, and Richard
Wirt provided continued support and encouragement.
References
1. M. Bohr, et al., “A High Performance 0.25 µm Logic Technology Optimized for 1.8 V Operation,”
IEDM Tech. Dig., p. 847, Dec. 1996.
2. M. Bohr, et al., “A High Performance 0.35 µm Logic Technology for 3.3 V and 2.5 V Operation,”
IEDM Tech. Dig., p. 273, Dec. 1994.
3. A. Keshavarzi, S. Narendra, S. Borkar, C. Hawkins, K. Roy, and V. De, “Technology Scaling Behavior
of Optimum Reverse Body Bias for Standby Leakage Power Reduction in CMOS ICs,” 1999 Int.
Symp. On Low Power Electronics and Design, p. 252, Aug. 1999.
4. A. S. Grove, Physics and Technology of Semiconductor Devices, John Wiley & Sons, New York, 1967.
5. A. W. Righter, J. M. Soden, and R. W. Beegle, “High Resolution I DDQ Characterization and Testing-
Practical Issues,” Int. Test Conf., pp. 259–268, Oct. 1996.
6. Y. P Tsividis, Operation and Modeling of the MOS Transistor, McGraw-Hill, New York, 1987.
7. J. R. Brews, “The Submicron MOSFET,” Chapter 3 in S. M. Sze, editor, High Speed Semiconductor
Devices, John Wiley & Sons, New York, 1990, pp. 155–159.
8. R. F. Pierret, Semiconductor Device Fundamentals, Addison-Wesley, Reading, MA, 1996.
9. J. A. Mandelman and J. Alsmeier, “Anomalous Narrow Channel Effect in Trench-Isolated Buried-
Channel p-MOSFET’s,” IEEE Elec. Dev. Ltr., vol. 15, no. 12. Dec. 1994.
10. A. Keshavarzi, K. Roy, and C. Hawkins, “Intrinsic Leakage in Low Power Deep Submicron ICs,” Int.
Test Conf., p. 146, Nov. 1997.
11. J. P. Halter and F. Najm, “A Gate-level Leakage Power Reduction Method for Ultra-low-power CMOS
Circuits,” Proc. IEEE CICC 1997, pp. 475–478.
12. Y. Ye, S. Borkar, and V. De, “A New Technique for Standby Leakage Reduction in High-Performance
Circuits,” 1998 Symposium on VLSI Circuits, June 1998, pp. 40–41.
13. R. X. Gu and M. I. Elmasry, “Power Dissipation Anlaysis and Optimization of Deep Submicron
CMOS Digital Circuits,” IEEE Journal on Solid-State Circuits, vol. 31, no. 5, pp. 707–713, May 1996.
14. M. C. Johnson, D. Somasekhar, K. Roy, “Deterministic Estimation of Minimum and Maximum
Leakage Conditions in CMOS Logic,” IEEE Transactions on Computer-Aided Design of ICs, June 1999,
pp. 714–725.
15. T. Kawhara et.al., “Subthreshold Current Reduction for Decoded-driver by Self-reverse Biasing,”
IEEE Journal of Solid-State Circuits, vol. 28, no. 11, pp. 1136–1143, Nov. 1993.
16. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, J. Yamada, “1-V Power Supply High-Speed
Digital Circuit Technology with Multithreshold-Voltage CMOS,” IEEE JSSC, vol. 30, no. 8, pp.
847–854, Aug. 1995.
17. J. Kao, A. Chandrakasan, D. Antoniadis, “Transistor Sizing Issues and Tool for Multi-Threshold
CMOS Technology,” 34th Design Automation Conference, pp. 409–414, June 1997.
18. J. Kao, S. Narendra, A. Chandrakasan, “MTCMOS Hierarchical Sizing Based on Mutual Exclusive
Discharge Patterns,” 35th Design Automation Conference, pp. 495–500, June 1998.
19. W. Lee, et al., “A 1V DSP for Wireless Communications,” ISSCC, pp. 92–93, Feb. 1997.
© 2002 by CRC Press LLC