15.01.2013 Views

U. Glaeser

U. Glaeser

U. Glaeser

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

FIGURE 20.10 Charge-sharing.<br />

Charge-Sharing among the Internal Nodes<br />

Charge-sharing among the internal nodes occurs when the conducting path that connects the nodes is<br />

not connected to either Vsupply or GND. The nodes along the path are then isolated from the supply rails,<br />

and will not be charged or discharged. These isolated nodes will come to a new equilibrium state, a val ue<br />

between Vsupply and GND. In the isolated state, the capacitances of the internal nodes are connected in<br />

parallel, and share the charges among themselves, thus the term charge-sharing. The new equilibrium<br />

voltage among the internal nodes is<br />

© 2002 by CRC Press LLC<br />

t1 t0 A 0 1<br />

B 1 0<br />

C 0 0<br />

(20.9)<br />

where n is the number of isolated nodes, and V j is the initial voltage across the internal node capacitance<br />

C j. An example of the charge-sharing process is il lustrated in Fig. 20.10. The event occurs when inputs<br />

A and B switch at time t 1. The internal nodes are then isolated from V supply and GND. The new equilibrium<br />

voltage between the two isolated internal capacitances is calculat ed to be<br />

20.5 Experimental Results<br />

A<br />

3-input NAND<br />

B<br />

A<br />

B<br />

C<br />

V dd<br />

V = (Cint1 V1 + Cint2 V2) / (Cint1 + Cint2)<br />

V<br />

n<br />

∑<br />

∑<br />

Both the probabilistic and the statistical techniques have been implemented in C within University of<br />

California at Berkeley’s SIS [17] environment. SIS is an int eractive tool for synthesis and optimization<br />

of logic circuits. The test circuits used in obtaining the results are the benchmarks presented at ISCAS<br />

in 1985 [11]. These circuits are combinational circuits and Table 20.1 shows the number of primary<br />

inputs, outputs, nodes, and circuit level of each benchmark circuit.<br />

C<br />

t 1<br />

t 0<br />

V1<br />

Cint1<br />

V2<br />

n<br />

Cj j=1<br />

Cint2<br />

( CjV j)<br />

j=1<br />

= ---------------------------<br />

Cint 1 ⋅ V1 + Cint 2 ⋅ V2 V =<br />

------------------------------------------------<br />

+<br />

C int 1<br />

C int 2<br />

C L

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!