15.01.2013 Views

U. Glaeser

U. Glaeser

U. Glaeser

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

TABLE 1.5 Physical Properties of Silicides<br />

In order to further reduce the sheet resistance, elevated S/D structure of the extension is necessary, as<br />

shown in Fig. 1.26 [6]. Elevated S/D will be introduced at the latest from the generation of sub-30 nm<br />

gate length generation, because sheet resistance of S/D will be the major limiting factor of the device<br />

performance in that generation.<br />

Salicide is a very important technique to reduce the resistance of the extrinsic part of S/D—resistance<br />

of deep S/D part and contact resistance between S/D and metal. Table 1.5 shows the changes<br />

of the salicide/silicide materials. Now CoSi 2 is the material used for the salicide. In future, NiSi is<br />

regarded as promising because of its superior nature of smaller silicon consumption at the silicidation<br />

reaction [10].<br />

1.6 Channel Doping<br />

Channel doping is an important technique not only for adjusting the threshold voltage of MOSFETs<br />

but also for suppressing the short-channel effects. As described in the explanation of the scaling method,<br />

the doping of the substrate or the doping of the channel region should be increased with the downsizing<br />

of the device dimensions; however, too heavily doping into the entire substrate causes several problems,<br />

such as too high threshold voltage and too low breakdown voltage of the S/D junctions. Thus, the<br />

heavily doping portion should be limited to the place where the suppression of the depletion layer is<br />

necessary, as shown in Fig. 1.27. Thus, retrograde doping profile in which only some deep portion is<br />

heavily doped is requested. To realize the extremely sharp retrograde profile, undoped-epitaxial-silicon<br />

growth on the heavily doped channel region is the most suitable method, as shown in the figure [7–9].<br />

This is called as epitaxial channel technique. The epitaxial channel will be necessary from sub-50 nm<br />

gate length generations.<br />

© 2002 by CRC Press LLC<br />

MoSi 2 WSi 2 C54–TiSi 2 CoSi 2 NiSi<br />

Resistivity (µΩ cm) 100 70 10~15 18~25 30~40<br />

Forming temperature (°C) 1000 950 750~900 550~900 400<br />

Diffusion species Si Si Si Co ∗<br />

Ni<br />

∗ Si(CoSi), Co(Co2Si).<br />

Series resistance [Ω− µ<br />

m]<br />

FIGURE 1.26 Elevated source and drain.<br />

500<br />

400<br />

300<br />

200<br />

100<br />

0<br />

0 −1.5 -2.0<br />

S [mV/decade]<br />

200<br />

V g [V]<br />

150<br />

SPDD<br />

100<br />

50<br />

S 4 D<br />

LDD<br />

LDD<br />

SPDD<br />

S 4 D<br />

V d = −1.5 V<br />

0.1 1.0<br />

Lg [ µ m]

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!