U. Glaeser

FIGURE 15.17 Floating-point datapath clocking of Alpha 21264 [36].
References
1. Kuroda T. and Sakurai T., Overview of low-power ULSI circuit techniques, IEICE Trans. Electronics,
vol. E78-C, no. 4, p. 334, 1995.
2. Sakurai T. and Newton A. R., Alpha-power law MOSFET model and its applications to CMOS
inverter delay and other formulas, IEEE J. Solid-State Circuits, vol. 25, no. 2, p. 584, 1990.
3. Kitsukawa G., et al., 256 Mb DRAM technologies for file applications, Int. Solid-State Circuits
Conference Dig. Tech. Papers, p. 48, 1993.
4. Horiguchi M., Sakata T., and Itoh K., Switched-source-impedance CMOS circuit for low standby
subthreshold current giga-scale LSI’s, Symposium on VLSI Circuits Dig. Tech. Papers, p. 47, 1993.
5. Mutoh S., et al., 1 V high-speed digital circuit technology with 0.5 µm multithreshold CMOS, Proc.
IEEE Int. ASIC Conference and Exhibit, p. 186, 1993.
6. Mutoh S., et al., 1 V power supply high-speed digital circuit technology with multithreshold-voltage
CMOS, IEEE J. Solid-State Circuits, vol. 30, no. 8, p. 847, 1995.
7. Shigematsu S., et al., A 1 V high-speed MTCMOS circuit scheme for power-down application circuits,
IEEE J. Solid-State Circuits, vol. 32, no. 6, p. 861, 1997.
8. Akamatsu H., et al., A low power data holding circuit with an intermittent power supply scheme
for sub-1V MT-CMOS LSIs, Symposium on VLSI Circuits Dig. Tech. Papers, p. 14, 1996.
9. Kumagai K., et al., A novel powering-down scheme for low V t CMOS circuits, Symposium on VLSI
Circuits Dig. Tech. Papers, p. 44, 1998.
10. Shigematsu S., Mutoh S., and Matsuya Y., Power management technique for 1 V LSIs using Embedded
Processor, Proc. IEEE Custom Integrated Circuits Conference, p. 111, 1996.
11. Itoh K., et al., An experimental 1 Mb DRAM with on-chip voltage limiter, Int. Solid-State Circuits
Conference Dig. Tech. Papers, p. 282, 1984.
12. Macken P., et al., A voltage reduction technique for digital systems, Int. Solid-State Circuits Conference
Dig. Tech. Papers, p. 238, 1990.
13. Gutnik V. and Chandrakasan A., An efficient controller for variable supply-voltage low power
processing, Symposium on VLSI Circuits Dig. Tech. Papers, p. 158, 1996.
14. Sakiyama S., et al., A lean power management technique: the lowest power consumption for the
given operating speed of LSIs, Symposium on VLSI Circuits Dig. Tech. Papers, p. 99, 1997.
15. Goodman J. and Chandrakasan A. P., A 1 Mbs energy/security scalable encryption processor using
adaptive width and supply, Int. Solid-State Circuits Conference Dig. Tech. Papers, p. 110, 1998.
16. Suzuki K., et al., A 300MIPS/W RISC core processor with variable supply-voltage scheme in variable
threshold-voltage CMOS, Proc. IEEE Custom Integrated Circuits Conference, p. 587, 1997.
© 2002 by CRC Press LLC
CLK_1A_H
CLK_1B_H
CLK_2A_H
CLK_2B_H
B-LATCH
B-LATCH
B-LATCH
B-LATCH
ENABLE
CLK
MUL CLOCKS
INT CLOCKS
ADD CLOCKS
DIV CLOCKS
SQRT CLOCKS
MUL CLK ENABLE
GLOBAL CLOCK
INT CLK ENABLE
ADD CLK ENABLE
DIV CLK ENABLE
SQRT CLK ENABLE