U. Glaeser

12. M. Pedram, Q. Wu, and X. Wu, “A new design of double edge-triggered flip-flops,” Proc. of ASP-
DAC, pp. 417−421, 1998.
13. J. Yuan and C. Svensson, “ High-speed CMOS circuit technique,” IEEE J. Solid-State Circuits, vol. 24,
no. 1, pp. 62−70, Feb. 1989.
14. Y. Ji-Ren, I. Karlsson, and C. Svensson, “A true single-phase-clock dynamic CMOS circuit technique,”
IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 899−901, Oct. 1987.
15. D. W. Dobberpuhl, et al., “A 200 MHz 64-b dual-issue CMOS microprocessor,” IEEE J. Solid-State
Circuits, vol. 27, no. 11, pp. 1555−1565, Nov. 1992.
16. G. Gerosa, et al., “A 2.2 W, 80 MHz superscalar RISC microprocessor,” IEEE J. Solid-State Circuits,
vol. 90, no. 12, pp. 1440−1452, Dec. 1994.
17. J. Montanaro, et al., “A 160 MHz 32 b 0.5 W CMOS RISC microprocessor,” ISSCC Digest of Technical
Papers, pp. 214−215, Feb. 1996.
18. S. Kozu, et al., “A 100 MHz, 0.4 W RISC processor with 200 MHz multiply-adder, using pulse-register
technique,” ISSCC Digest of Technical Papers, pp. 140−141, Feb. 1996.
19. A. Shibayama, et al., “Device-deviation-tolerant over-1 GHz clock-distribution scheme with skewimmune
race-free impulse latch circuits,” ISSCC Digest of Technical Papers, pp. 402−403, Feb. 1998.
20. L. T. Clark, E. Hoffman, M. Schaecher, M. Biyani, D. Roberts, and Y. Liao, “A scalable performance
32 b microprocessor,” ISSCC Digest of Technical Papers, pp. 230−231, Feb. 2001.
21. H. Partovi, et al., “Flow-through latch and edge-triggered flip-flop hybrid elements,” ISSCC Digest
of Technical Papers, pp. 138−139, Feb. 1996.
22. F. Klass, “Semi-dynamic and dynamic flip-flops with embedded logic,” Symp. VLSI Circuits Digest
of Technical Papers, pp. 108−109, June 1998.
23. R. Heald, et al., “Implementation of a 3rd-2generation SPARC V9 64 b microprocessor,” ISSCC Digest
of Technical Papers, pp. 412−413, Feb. 2000.
24. A. Scherer, et al., “An out-of-order three-way superscalar multimedia floating-point unit,” ISSCC
Digest of Technical Papers, pp. 94−95, Feb. 1999.
25. F. Klass, C. Amir, A. Das, K. Aingaran, C. Truong, R. Wang, A. Mehta, R. Heald, and G. Yee, “A new
family of semi-dynamic and dynamic flip-flops with embedded logic for high-performance processors,”
IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 712−716, May 1999.
26. V. Stojanovic and V. Oklobdzija “Comparative analysis of master-slave latches and flip-flops for highperformance
and low power systems,” IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 536−548, April
1999.
27. Sun Microsystems, Edge-triggered staticized dynamic flip-flop with scan circuitry, U.S. Patent
#5,898,330, April 27, 1999.
28. T. Xanthopoulos, et al.,“The design and analysis of the clock distribution network for a 1.2 GHz
Alpha microprocessor,” ISSCC Digest of Technical Papers, pp. 402−403, Feb. 2001.
29. N. Kurd, et al., “Multi-GHz clocking scheme for Intel Pentium 4 microprocessor,” ISSCC Digest of
Technical Papers, pp. 404−405, Feb. 2001.
10.3 High-Performance Embedded SRAM
Cyrus (Morteza) Afghahi
Introduction
Systems on-chip (SoC) are integrating more and more functional blocks. Current trend is to integrate
as much memories as possible to reduce cost, decrease power consumption, and increase bandwidth.
Embedded memories are the most widely used functional block in SoC. A unified technology for the
memory and logic brings about new applications and new mode of operations. A significant part of
almost all applications such as networking, multimedia, consumer, and computer peripheral products is
memory. This is the second wave of memory integration. Networking application is leading this second
© 2002 by CRC Press LLC