Intel 80312 I/O Companion Chip - ECEE

Intel ® 80312 I/O Companion ChipPCI Address Translation Unit5.7.35 ATU Power Management Capabilities Register - APMCRPower Management Capabilities bits adhere to the definitions in the PCI Bus Power ManagementInterface Specification, Revision 1.1. This register is a 16-bit read-only register which providesinformation on the capabilities of the ATU function related to power management.Table 5-63.ATU Power Management Capabilities Register - APMCRIOPAttributes15 12 8 4 0ro ro ro ro ro ro ro ro ro ro ro rv ro ro ro roPCIAttributesrorororororororororororvrorororoIntel ® 80200 Processor Local Bus Address0000 1282HPCI Configuration Offset82- 83HAttribute Legend:RV = ReservedPR = PreservedRS = Read/SetRW = Read/WriteRC = Read ClearRO = Read OnlyNA = Not AccessibleBit Default DescriptionPME_Support - This function is not capable of asserting the PME# signal in any state, since PME# is not15:11 00000 2 supported by the Intel ® 80312 I/O companion chip, thus the value of PME_Support is set to 00000B.D2_Support - This bit is set to 010 0 2 indicating that the Intel ® 80312 I/O companion chip does not support2 the D2 Power Management StateD1_Support - This bit is set to 09 0 2 indicating that the Intel ® 80312 I/O companion chip does not support2 the D1 Power Management State8:6 000 2 requirements for the 3.3Vaux signal as defined in the PCI Bus Power Management InterfaceAux_Current - This field is set to 000 2 indicating that the Intel ® 80312 I/O companion chip has no currentSpecification, Revision 1.1.DSI - This field is set to 05 0 2 meaning that this function requires a device specific initialization sequence2 following the transition to the D0 uninitialized state.4 0 2 Reserved.3 0 2PME Clock - Since the Intel ® 80312 I/O companion chip does not support PME# signal generation, thisvalue is set to 0 2Version - Setting these bits to 0102:0 010 2 means that this function complies with PCI Bus Power Management2 Interface Specification, Revision 1.1.5-96 Developer’s Manual