Intel 80312 I/O Companion Chip - ECEE

Intel ® 80312 I/O Companion ChipPerformance Monitoring Unit11.6.3 Event Monitoring Interrupt Status Register (EMISR)Note:The Event Monitoring Interrupt Status Register (EMISR) generates interrupts to the Intel ® 80312I/O companion chip. Bits 14:0 when set indicate an overflow condition in either the Global TimeStamp Counter or the Programmable Event Counters. This generates an interrupt on the FIQ# pinof the Intel ® 80200 processor. Bits 14:0 can only be set by the Event Counters and/or the GlobalTime Stamp Counter and can only be cleared by the Intel ® 80200 processor.When this register is read by the Intel ® 80200 processor and multiple bits are set, it is theresponsibility of the application software to record the value and prioritize the sequence of actions.Any bit (bits 14:0) once set is cleared by writing a 1 to the specific bit field.It is the responsibility of the application software to clear the individual bit fields in the registeronce a new mode is programmed into the ESR.Table 11-7. Event Monitoring Interrupt Status Register (EMISR) (Sheet 1 of 2)IOPAttributesrvrvrvrvrvrvrvrvrvrvrvrvrvrvrvrvrvrcrcrcrcrcrcrcrcrcrcrcrcrcrcrcPCIAttributesna na na na na na na na na na na na na na na na na na na na na na na na na na na na na na na na31 28 24 20 16 12 8 4 0Intel ® 80200 Processor Local Bus AddressAttribute Legend: RW = Read/Write0000 1108HRV = Reserved RC = Read ClearPR = Preserved RO = Read OnlyRS = Read/Set NA = Not AccessibleBit Default Description31:15 0 Reserved14 0 2Bit value indicates status of the Programmable Event Counter 14 (PEC14) during event monitoring.When clear (0), no PEC14 overflow interrupt is pending. When set (1), a PEC14 overflow interrupt ispending.13 0 2Bit value indicates the status of the Programmable Event Counter 13 (PEC13) during event monitoring.When clear (0), no PEC13 overflow interrupt is pending. When set (1), a PEC13 overflow interrupt ispending.12 0 2Bit value indicates the status of the Programmable Event Counter 12 (PEC12) during event monitoring.When clear (0), no PEC12 overflow interrupt is pending. When set (1), a PEC12 overflow interrupt ispending.11 0 2Bit value indicates the status of the Programmable Event Counter 11 (PEC11) during event monitoring.When clear (0), no PEC11 overflow interrupt is pending. When set (1), a PEC11 overflow interrupt ispending.10 0 2Bit value indicates the status of the Programmable Event Counter 10 (PEC10) during event monitoring.When clear (0), no PEC10 overflow interrupt is pending. When set (1), a PEC10 overflow interrupt ispending.9 0 2Bit value indicates the status of the Programmable Event Counter 9 (PEC9) during event monitoring.When clear (0), no PEC9 overflow interrupt is pending. When set (1), a PEC9 overflow interrupt ispending.8 0 2Bit value indicates the status of the Programmable Event Counter 8 (PEC8) during event monitoring.When clear (0), no PEC8 overflow interrupt is pending. When set (1), a PEC8 overflow interrupt ispending.Developer’s Manual 11-25