13.07.2015 Views

Intel 80312 I/O Companion Chip - ECEE

Intel 80312 I/O Companion Chip - ECEE

Intel 80312 I/O Companion Chip - ECEE

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>Intel</strong> ® <strong>80312</strong> I/O <strong>Companion</strong> <strong>Chip</strong>Arbitration 7This chapter describes the components which comprise <strong>Intel</strong> ® <strong>80312</strong> I/O companion chiparbitration, which include two PCI Bus Arbiters, one PCI Selector, and two Latency Timers. Theoperation modes, setup, and implementation of these components are described in this chapter.7.1 Arbitration OverviewThe <strong>Intel</strong> ® <strong>80312</strong> I/O companion chip interfaces two PCI buses and contains an internal PCI-likebus. Therefore, there are three PCI buses which need an arbitration mechanism. In addition, the<strong>Intel</strong> ® <strong>80312</strong> I/O companion chip contains a secondary PCI arbiter for arbitrating multiple agentson the secondary PCI bus. Figure 7-1 illustrates all the potential PCI bus masters and whicharbitration components are responsible for them.Figure 7-1.<strong>Intel</strong> ® <strong>80312</strong> I/O <strong>Companion</strong> <strong>Chip</strong> Arbitration Block DiagramCIUAAUPCI Bus Arbiter(IARB)MLTInternal BusPATUDMA0DAM1MUSATUDMA2Primary PCI BusBDGSecondary PCI BusP_REQ#/P_GNT#PCI Selector(PSEL)ConfigurationRegistersMLTMLTPCI Bus Arbiter(SARB)S_REQ#(5:0)S_GNT#(5:0)A8295-01Developer’s Manual 7-1

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!