04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<br />

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 18 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR<br />

(2) Multiplication/division data register B (MDBL, MDBH)<br />

The MDBH and MDBL registers set the values that are used for multiplication or division operation and store the<br />

operation result. They store the operation result (product) in the multiplication mode and multiply-accumulator<br />

mode, and set the divisor data in the division mode.<br />

The MDBH and MDBL registers can be set by a 16-bit manipulation instruction.<br />

Reset signal generation clears these registers to 0000H.<br />

Figure 18-3. Format of Multiplication/Division Data Register B (MDBH, MDBL)<br />

Address: FFFF4H, FFFF5H, FFFF6H, FFFF7H After reset: 0000H, 0000H R/W<br />

Symbol FFFF5H FFFF4H<br />

MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH MDBH<br />

15<br />

14<br />

13<br />

12<br />

11<br />

10<br />

Symbol FFFF7H FFFF6H<br />

9<br />

MDBL MDBL MDBL MDBL MDBL MDBL MDBL MDBL MDBL MDBL MDBL MDBL MDBLMDBHLMDBL<br />

MDBL MDBL<br />

15<br />

14<br />

13<br />

12<br />

11<br />

10<br />

9<br />

R01UH0317EJ0004 Rev. 0.04 1013<br />

Feb. 22, 2013<br />

8<br />

8<br />

Cautions 1. Do not rewrite the MDBH and MDBL registers values during division operation processing<br />

(when the multiplication/division control register (MDUC) value is 81H or C1H) or multiplyaccumulation<br />

operation processing. The operation result will be an undefined value.<br />

2. Do not set the MDBH and MDBL registers to 0000H in the division mode. If they are set, the<br />

operation result will be an undefined value.<br />

3. The data is in the two's complement format in either the multiplication mode (signed) or<br />

multiply-accumulator mode (signed).<br />

The following table shows the functions of the MDBH and MDBL registers during operation execution.<br />

Table 18-3. Functions of MDBH and MDBL Registers During Operation Execution<br />

Operation Mode Setting Operation Result<br />

Multiplication mode (unsigned)<br />

Multiply-accumulator mode (unsigned)<br />

Multiplication mode (signed)<br />

Multiply-accumulator mode (signed)<br />

Division mode (unsigned) MDBH: Divisor (unsigned)<br />

Higher 16 bits<br />

MDBL: Divisor (unsigned)<br />

Lower 16 bits<br />

<br />

<br />

7<br />

7<br />

6<br />

6<br />

5<br />

5<br />

4<br />

4<br />

3<br />

3<br />

MDBH: Multiplication result (product) (unsigned)<br />

Higher 16 bits<br />

MDBL: Multiplication result (product) (unsigned)<br />

Lower 16 bits<br />

MDBH: Multiplication result (product) (signed)<br />

Higher 16 bits<br />

MDBL: Multiplication result (product) (signed)<br />

Lower 16 bits<br />

<br />

2<br />

2<br />

1<br />

1<br />

0<br />

0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!