04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 22 RESET FUNCTION<br />

Table 22-2. <strong>Hardware</strong> Statuses After Reset Acknowledgment (4/7)<br />

<strong>Hardware</strong> Status After Reset<br />

Note 1<br />

Acknowledgment<br />

UART LIN-UART0 control register 0, 1 (UF0CTL0, UF0CTL1) 10H, 0FFFH<br />

LIN-UART0 option control registers 0, to 2 (UF0OPT0 to UF0OPT2) 14H, 00H<br />

LIN-UART0 status register (UF0STR) 0000H<br />

LIN-UART0 status clear register (UF0STC) 0000H<br />

LIN-UART0 wait transmit data register (UF0WTX) 0000H<br />

LIN-UART0 8-bit wait transmit data register (UF0WTXB) 00H<br />

LIN-UART0 ID setting register (UF0ID) 00H<br />

LIN-UART0 buffer registers 0 to 8 (UF0BUF0 to UF0BUF8) 00H<br />

LIN-UART0 buffer control register (UF0BUCTL) 0000H<br />

LIN-UART0 transmit data register (UF0TX) 0000H<br />

LIN-UART0 8-bit transmit data register (UF0TXB) 00H<br />

LIN-UART0 receive data register (UF0RX) 0000H<br />

LIN-UART0 receive data register (UF0RXB) 00H<br />

LIN-UART1 control register 0 to 1 (UF1CTL0, UF1CTL1) 10H, 0FFFH<br />

LIN-UART1 option control registers 0 to 2 (UF1OPT0 to UF1OPT2) 14H, 00H<br />

LIN-UART1 status register (UF1STR) 0000H<br />

LIN-UART1 status clear register (UF1WTX) 0000H<br />

LIN-UART1 8-bit wait transmit data register (UF1WTXB) 00H<br />

LIN-UART1 ID setting register (UF1ID) 00H<br />

LIN-UART1 buffer registers 0 to 8 (UF1BUF0 to UF1BUF8) 00H<br />

LIN-UART1 buffer control register (UF1BUCTL) 0000H<br />

LIN-UART1 transmit data register (UF1TX) 0000H<br />

LIN-UART1 8-bit transmit data register (UF1TXB) 00H<br />

LIN-UART1 receive data register (UF1RX) 0000H<br />

LIN-UART1 receive data register (UF1RXB) 00H<br />

Note 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware<br />

statuses become undefined. All other hardware statuses remain unchanged after reset.<br />

Remark The special function register (SFR) mounted depend on the product. See 3.1.4 Special function registers<br />

(SFRs) and 3.1.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).<br />

R01UH0317EJ0004 Rev. 0.04 1100<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!