04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 11 A/D CONVERTER<br />

Cautions 1. If using the hardware trigger wait mode, setting the ADCS bit to 1 is prohibited (but the bit is<br />

automatically switched to 1 when the hardware trigger signal is detected). However, it is possible<br />

to clear the ADCS bit to 0 to specify the A/D conversion standby status.<br />

2. While in the one-shot conversion mode of the hardware trigger no-wait mode, the ADCS flag is<br />

not automatically cleared to 0 when A/D conversion ends. Instead, 1 is retained.<br />

3 Only rewrite the value of the ADCE bit when ADCS = 0 (while in the conversion<br />

stopped/conversion standby status).<br />

4 To complete A/D conversion, specify at least the following time as the hardware trigger interval:<br />

<strong>Hardware</strong> trigger no wait mode: 2 fCLK clock + A/D conversion time<br />

<strong>Hardware</strong> trigger wait mode: 2 fCLK clock + stabilization wait time + A/D conversion time<br />

Remark fCLK: CPU/peripheral hardware clock frequency<br />

R01UH0317EJ0004 Rev. 0.04 513<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!