04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

(8) LIN-UARTn status clear register (UFnSTC)<br />

The UFnSTC register is a 16-bit register that is used to clear an LIN-UARTn status flag.<br />

This register can be read and written, in 16-bit units.<br />

Reset sets this register to 0000H.<br />

Caution An LIN-UART status register (UFnSTR) flag can be cleared by writing “1” to a corresponding bit.<br />

0 will be read if the bit is read.<br />

Figure 13-8. Format of LIN-UARTn Status Clear Register (UFnSTC) (1/2)<br />

Address: F0248H, F0249H (UF0STC), F0268H, F0269H (UF1STC) After reset: 0000H R/W<br />

15 14 13 12 11 10 9 8<br />

UFnSTC 0 UFnCLIPE UFnCLCSE UFnCLRPE UFnCLHDC UFnCLBUC UFnCLIDM UFnCLEBD<br />

(n = 0, 1) 7 6 5 4 3 2 1 0<br />

0 0 0 UFnCLBSF UFnCLDCE UFnCLPE UFnCLFE UFnCLOVE<br />

UFnCLIPE Channel n ID parity error flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnIPE bit of the UFnSTR register.<br />

UFnCLCSE Channel n checksum error flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnCSE bit of the UFnSTR register.<br />

UFnCLRPE Channel n response preparation error flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnRPE bit of the UFnSTR register.<br />

UFnCLHDC Channel n header reception completion flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnHDC bit of the UFnSTR register.<br />

UFnCLBUC Channel n buffer transmission/reception completion flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnBUC bit of the UFnSTR register.<br />

UFnCLIDM Channel n ID match flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnIDM bit of the UFnSTR register.<br />

UFnCLEBD Channel n expansion bit detection flag clear trigger<br />

0 Trigger does not operate.<br />

1 Clears (0) the UFnEBD bit of the UFnSTR register.<br />

R01UH0317EJ0004 Rev. 0.04 701<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!