04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 22 RESET FUNCTION<br />

Figure 22-1. Block Diagram of Reset Function<br />

Internal bus<br />

Reset control flag<br />

register (RESF)<br />

CLM reset control<br />

register (RESFCLM)<br />

LVIRF<br />

RPERF IAWRF<br />

WDTRF<br />

TRAP<br />

CLKRF<br />

Set Set Set Set Set<br />

Set<br />

Watchdog timer reset signal<br />

Clock monitor reset signal<br />

Clear<br />

Clear<br />

Clear<br />

Clear<br />

Clear<br />

Reset signal by execution of illegal instruction<br />

Reset signal by RAM parity error<br />

Reset signal by illegal-memory access<br />

RESFCLM register read signal<br />

RESF register read signal<br />

Reset signal to LVIM/LVIS register<br />

RESET<br />

R01UH0317EJ0004 Rev. 0.04 1093<br />

Feb. 22, 2013<br />

Power-on reset circuit reset signal<br />

Reset signal<br />

Voltage detector reset signal<br />

POCRES0<br />

POC reset confirm register (POCRES)<br />

Caution An LVD circuit internal reset does not reset the LVD circuit.<br />

Remarks 1. LVIM: Voltage detection register<br />

2. LVIS: Voltage detection level register

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!