04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

13.4 Interrupt Request Signals<br />

The following three interrupt request signals are generated from LIN-UARTn.<br />

Status interrupt request signal (INTLSn)<br />

Reception complete interrupt request signal (INTLRn)<br />

Transmission interrupt request signal (INTLTn)<br />

Table 13-2 shows the default priority order of these three interrupt request signals.<br />

Table 13-2. Interrupts and Their Default Priorities<br />

Interrupt Default Priority<br />

Status Low<br />

Reception complete <br />

Transmission start/complete High<br />

(1) Status interrupt request signal (INTLSn)<br />

A status interrupt request signal is generated when an error condition is detected during a reception. A UFnSTR<br />

register flag (UFnPE, UFnFE, UFnOVE, UFnDCE, UFnBSF, UFnIPE, UFnCSE, UFnRPE, UFnIDM, UFnEBD)<br />

corresponding to the detected status is set.<br />

See 13.5.10 Status interrupt generation sources for details.<br />

(2) Reception complete interrupt request signal (INTLRn)<br />

A reception complete interrupt request signal is generated when data is shifted into the receive shift register and<br />

transferred to the UFnRX register in the reception enabled status.<br />

When a reception error occurs, a reception complete interrupt request signal is not generated, but a status interrupt<br />

request signal is generated.<br />

No reception complete interrupt request signal is generated in the reception disabled status.<br />

If expansion bit operation is enabled (UFnCL = UFnEBE = 1) and expansion bit data comparison is disabled<br />

(UFnEBC = 0), a reception complete interrupt request signal is generated when the level of the inverted value set<br />

by using the expansion bit detection level select bit (UFnEBL) is detected as an expansion bit.<br />

When there is no error when in automatic baud rate mode (UFnMD1, UFnMD0 = 11B) and PID reception has<br />

been completed (stop bit position), a reception complete interrupt request signal is generated.<br />

When response reception or response transmission has ended without an error when in automatic baud rate<br />

mode (UFnMD1, UFnMD0 = 11B), a transmission complete interrupt request signal is generated.<br />

Remark n = 0, 1<br />

R01UH0317EJ0004 Rev. 0.04 716<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!