04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 6 TIMER ARRAY UNIT<br />

PRS233 PRS232 PRS231 PRS230 PRS223 PRS222 PRS221 PRS220<br />

fCLK<br />

Peripheral enable<br />

register 0<br />

(PER0)<br />

4 4<br />

TI20/<br />

P50<br />

TAU2EN<br />

TI21/<br />

P51<br />

(timer<br />

input pin)<br />

TI22/<br />

P52<br />

TI23/<br />

P53<br />

TI24/<br />

P154<br />

TI25/<br />

P155<br />

TI26/<br />

P156<br />

TI27/<br />

P157<br />

Noise elimination<br />

enabled/disabled<br />

CK20<br />

CK21<br />

CK22<br />

CK23<br />

TNFEN21<br />

Timer clock select register 2 (TPS2)<br />

Channel 0<br />

Operation clock<br />

selection<br />

Channel 1<br />

Channel 2<br />

Channel 3<br />

Channel 4<br />

Channel 5<br />

Channel 6<br />

Channel 7<br />

fCLK/2 0 to fCLK/2 15<br />

Selector<br />

Edge<br />

detection<br />

Figure 6-5. Block Diagram of Timer Array Unit 2<br />

PRS213 PRS212 PRS211 PRS210 PRS203 PRS202 PRS201 PRS200<br />

Selector<br />

4 4<br />

Prescaler<br />

Slave/master<br />

controller<br />

fCLK/2 0 to fCLK/2 15<br />

Selector<br />

Slave/master<br />

controller<br />

Trigger signal to slave channel<br />

Clock signal to slave channel<br />

Interrupt signal to slave channel<br />

Count clock<br />

selection<br />

Selector<br />

fMCK fTCLK<br />

Trigger<br />

selection<br />

CKS211<br />

Timer controller<br />

Mode<br />

selection<br />

CKS210 CCS21 MAS<br />

TER21 STS212<br />

Note See Figure 6-6 for timer input pin selection and timer output pin selection.<br />

TE27 TE26 TE25 TE24 TE23 TE22 TE21 TE20<br />

TS27 TS26 TS25 TS24 TS23 TS22 TS21 TS20<br />

TT27 TT26 TT25 TT24 TT23 TT22 TT21 TT20<br />

TO27 TO26 TO25 TO24 TO23 TO22 TO21 TO20<br />

Timer channel enable<br />

status register 2 (TE2)<br />

Timer channel start<br />

register 2 (TS2)<br />

Timer channel stop<br />

register 2 (TT2)<br />

Timer output enable<br />

TOE27 TOE26 TOE25 TOE24 TOE23 TOE22 TOE21 TOE20<br />

register 2 (TOE2)<br />

TOL27 TOL26 TOL25 TOL24 TOL23 TOL22 TOL21 TOL20<br />

Timer output<br />

register 2 (TO2)<br />

TOM27 TOM26 TOM25 TOM24 TOM23 TOM22 TOM21 TOM20 Timer output mode<br />

register 2 (TOM2)<br />

Timer mode register 21 (TMR21)<br />

Output<br />

controller<br />

Interrupt<br />

controller<br />

Timer counter register 21 (TCR21)<br />

Timer data register 21 (TDR21)<br />

Output latch<br />

(P16)<br />

Timer status<br />

register 21 (TSR21)<br />

OVF<br />

Overflow 21<br />

Timer output level<br />

register 2 (TOL2)<br />

R01UH0317EJ0004 Rev. 0.04 323<br />

Feb. 22, 2013<br />

PM16<br />

STS211 STS210 CIS211 CIS210 MD213 MD212 MD211 MD210<br />

TO20/P50<br />

INTTM20<br />

TO21/P51<br />

(timer<br />

output pin)<br />

INTTM21<br />

(timer<br />

interrupt)<br />

TO22/P52<br />

INTTM22<br />

TO23/P53<br />

INTTM23<br />

TO24/P154<br />

TO25/P155<br />

<br />

TO26/P156<br />

TO27/P157

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!