04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 14 CAN CONTROLLER<br />

Figure 14-82. Bus-Off Recovery (Expect Normal Operation Mode with ABT)<br />

No<br />

START<br />

BOFF = 1?<br />

Yes<br />

Clear all TRQ bits Note<br />

Set C0CTRL register<br />

(Clear OPMODE)<br />

Access to registers other than<br />

C0CTRL and C0GMCTRL<br />

registers<br />

Forced recovery from bus<br />

off?<br />

Set CCERC bit<br />

Set C0CTRL register<br />

(Set OPMODE) Wait for recovery<br />

from bus off<br />

END<br />

Yes<br />

No<br />

Set C0CTRL register<br />

(Set OPMODE)<br />

Note Clear all TRQ bits when re-initialization of message buffer is executed by clearing RDY bit before bus-off<br />

recovery sequence is started.<br />

Caution When the transmission from the initialization mode to any operation modes is requested to execute<br />

bus-off recovery sequence again in the bus-off recovery sequence, reception error counter is cleared.<br />

Therefore it is necessary to detect 11 consecutive recessive-level bits 128 times on the bus again.<br />

Remark OPMODE: Normal operation mode, normal operation mode with ABT, receive-only mode, single-shot mode,<br />

self-test mode<br />

R01UH0317EJ0004 Rev. 0.04 938<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!