04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 12 SERIAL ARRAY UNIT<br />

No<br />

Figure 12-81. Flowchart of Data Reception<br />

Address field transmission completed<br />

Writing 1 to STmn bit<br />

Writing 0 to TXEmn bit, and 1 to RXEmn bit<br />

Writing 1 to SSmn bit<br />

Starting data reception<br />

Last byte received?<br />

No<br />

Writing dummy data (FFH)<br />

to SDRmn<br />

Transfer end interrupt<br />

generated?<br />

Yes<br />

Reading SDRmn<br />

Data transfer completed?<br />

Yes<br />

Data reception<br />

completed<br />

Stop condition generation<br />

Caution ACK is not output when the last data is received (NACK). Communication is then completed by<br />

setting “1” to the STmn bit to stop operation and generating a stop condition.<br />

R01UH0317EJ0004 Rev. 0.04 664<br />

Feb. 22, 2013<br />

Yes<br />

Writing 0 to SOEmn bit<br />

(Stopping output by serial<br />

communication operation)<br />

No

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!