04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

A transmission operation is started by writing transmit data to the transmit data register (UFnTX).<br />

The data stored into the UFnTX register is transferred to the transmit shift register and a start bit, an expansion bit, a<br />

parity bit, and stop bits are added to the data, and the data are sequentially output from the LTxDn pin.<br />

If a transmission interrupt is set upon starting a transmission (UFnITS = 0), a transmission interrupt request signal<br />

(INTLTn) is generated when transferring the data stored into the UFnTX register to the transmit shift register has been<br />

completed.<br />

If a transmission interrupt is set upon completion of a transmission (UFnITS = 1), a transmission interrupt request signal<br />

(INTLTn) is generated when transmitting a stop bit has been completed.<br />

fCLK<br />

LTxDn pin<br />

Prescaler clock<br />

Transmission baud rate<br />

clock<br />

INTLTn (UFnITS = 0)<br />

INTLTn (UFnITS = 1)<br />

UFnTSF flag<br />

Figure 13-23. Data Transmission Timing Chart<br />

START DT0 STOP1<br />

Transmission processing<br />

start<br />

Transmission baud rate<br />

period<br />

Set by writing UFnTX register<br />

Transmission baud rate<br />

period<br />

Transmission processing<br />

end<br />

Transmission baud rate<br />

period<br />

Cleared when next transmit<br />

data does not exist<br />

Caution If the stop bit length is set to 2 bits (UFnSL = 1), the transmit completion interrupt (INTLTn) will be<br />

output after the second stop bit has been transmitted, at which point the transmission status flag<br />

(UFnTSF) will be cleared.<br />

Remark n = 0, 1<br />

R01UH0317EJ0004 Rev. 0.04 721<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!