04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 13 ASYNCHRONOUS SERIAL INTERFACE LIN-UART (UARTF)<br />

(2) Early end of reception processing<br />

When transmission is performed while reception is enabled (UFnTXE = UFnRXE = 1), a stop bit position detected<br />

in the reception processing, even though during transmission is judged as being abnormal and the UFnDCE bit is<br />

set (1) at the same time a status interrupt (INTLSn) is generated.<br />

Figure 13-39. Timing Example of Consistency Error Occurrence due to Early End of Reception Processing<br />

LTxDn output (D5H)<br />

LRxDn input (AAH)<br />

Data sampling<br />

UFnTSF flag<br />

Error judgment (internal signal)<br />

UFnDCE flag<br />

INTLSn<br />

Remark n = 0, 1<br />

Start<br />

bit<br />

Start<br />

bit<br />

D0 D1 D2 D3 D4 D5 D6 D7<br />

D0 D1 D2 D3 D4<br />

Next transmission is not performed.<br />

D5 D6 D7<br />

R01UH0317EJ0004 Rev. 0.04 739<br />

Feb. 22, 2013<br />

Stop<br />

bit<br />

Reception end<br />

Stop<br />

bit

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!