04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 21 STANDBY FUNCTION<br />

Item<br />

STOP Mode Setting<br />

Table 21-2. Operating Statuses in STOP Mode (1/2)<br />

When STOP Instruction Is Executed While CPU Is Operating on Main System Clock<br />

When CPU Is Operating on<br />

High-speed on-chip oscillator<br />

Clock (fIH)<br />

System clock Clock supply to the CPU is stopped<br />

Main system clock<br />

fIH<br />

fX<br />

fEX<br />

Stopped<br />

Subsystem clock fXT Status before STOP mode was set is retained<br />

When CPU Is Operating on<br />

X1 Clock (fX)<br />

When CPU Is Operating on<br />

External Main System Clock<br />

(fEX)<br />

fIL Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of<br />

operation speed mode control register (OSMC)<br />

WUTMMCK0 = 1: Oscillates<br />

WUTMMCK0 = 0 and WDTON = 0: Stops<br />

WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates<br />

WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops<br />

PLL Operation disabled<br />

CPU<br />

Code flash memory<br />

Operation stopped<br />

Data flash memory Operation stopped (The STOP instruction is not executed during data flash programming)<br />

RAM Operation stopped<br />

CREG Low power mode<br />

Port (latch) Status before STOP mode was set is retained<br />

Timer array unit Operation disabled<br />

Real-time clock (RTC)<br />

Operable by fXT or fIL<br />

Interval timer<br />

Watchdog timer See CHAPTER 10 WATCHDOG TIMER<br />

CLM Operation stopped<br />

PCL Operable only when fXT clock is selected<br />

A/D converter Operation stopped<br />

Serial array unit (SAU) Operation disabled<br />

SAU (CSI, IIC) Operation stopped<br />

Serial interface LIN-UART<br />

(UARTF)<br />

Operation disabled (STOP release by INTPLRx is possible)<br />

CAN controller Operation disabled (STOP release by INTCxWUP during CAN sleep mode is possible)<br />

LCD controller/driver Operable by fXT or fIL<br />

Sound generator<br />

Stepper motor controller/driver<br />

(with ZPD)<br />

Multiplier and divider/multiplyaccumulator<br />

DMA controller<br />

Power-on-reset function<br />

Voltage detection function<br />

Operation stopped<br />

Operation disabled<br />

Operable<br />

External interrupt Acceptable<br />

Internal interrupt Interrupts from operable peripherals are acceptable<br />

R01UH0317EJ0004 Rev. 0.04 1084<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!