04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 3 CPU ARCHITECTURE<br />

SP←SP−2<br />

↑<br />

SP−2<br />

↑<br />

SP−1<br />

↑<br />

SP →<br />

SP←SP−4<br />

↑<br />

SP−4<br />

↑<br />

SP−3<br />

↑<br />

SP−2<br />

↑<br />

SP−1<br />

↑<br />

SP →<br />

Figure 3-18. Data to Be Saved to Stack Memory<br />

PUSH rp instruction<br />

Register pair lower<br />

Register pair higher<br />

CALL, CALLT instructions<br />

(4-byte stack)<br />

PC7 to PC0<br />

PC15 to PC8<br />

PC19 to PC16<br />

00H<br />

SP←SP−2<br />

↑<br />

SP−2<br />

↑<br />

SP−1<br />

↑<br />

SP →<br />

SP←SP−4<br />

↑<br />

SP−4<br />

↑<br />

SP−3<br />

↑<br />

SP−2<br />

↑<br />

SP−1<br />

↑<br />

SP →<br />

PUSH PSW instruction<br />

Interrupt, BRK instruction<br />

(4-byte stack)<br />

PC7 to PC0<br />

PC15 to PC8<br />

PC19 to PC16<br />

3.2.2 General-purpose registers<br />

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The generalpurpose<br />

registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).<br />

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX,<br />

BC, DE, and HL).<br />

These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute<br />

names (R0 to R7 and RP0 to RP3).<br />

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4register<br />

bank configuration, an efficient program can be created by switching between a register for normal processing and<br />

a register for interrupts for each bank.<br />

Caution It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching<br />

instructions or as a stack area.<br />

R01UH0317EJ0004 Rev. 0.04 95<br />

Feb. 22, 2013<br />

00H<br />

PSW<br />

PSW

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!